

# CC1352P 具有集成式功率放大器的 SimpleLink™ 高性能双频带无线 MCU

## 1 器件概述

### 1.1 特性

- 微控制器
  - 强大的 48MHz Arm® Cortex®-M4F 处理器
  - EEMBC CoreMark®评分: 148
  - 352KB 系统内可编程闪存
  - 256KB ROM, 用于协议和库函数
  - 8KB 缓存 SRAM (也可作为通用 RAM 提供)
  - 80KB 超低泄漏 SRAM。SRAM 通过奇偶校验得到保护, 从而确保高度可靠运行。
  - 双引脚 cJTAG 和 JTAG 调试
  - 支持无线升级 (OTA)
- 具有 4KB SRAM 的超低功耗传感器控制器
  - 采样、存储和处理传感器数据
  - 独立于系统 CPU 运行
  - 快速唤醒进入低功耗运行
- TI-RTOS、驱动程序、引导加载程序、低功耗 蓝牙® 5 控制器和 IEEE 802.15.4 MAC 嵌入在 ROM 中, 优化应用尺寸
- 符合 RoHS 标准的封装
  - 7mm x 7mm RGZ VQFN48 (26 GPIO)
- 外设
  - 数字外设可连接至任何 GPIO
  - 4 个 32 位或 8 个 16 位通用计时器
  - 12 位 ADC、200ksp/s、8 通道
  - 2 个具有内部基准 DAC 的比较器 (1 个连续时间比较器、1 个超低功耗比较器)
  - 可编程电流源
  - 2 个异步收发器 (UART)
  - 2 个同步串行接口 (SSI) (SPI、MICROWIRE 和 TI)
  - I<sup>2</sup>C
  - I<sup>2</sup>S
  - 实时时钟 (RTC)
  - AES 128 位和 256 位加密加速器
  - ECC 和 RSA 公钥硬件加速器
  - SHA2 加速器 (最高到 SHA-512 的全套装)
  - 真随机数发生器 (TRNG)
  - 电容式感应, 最多 8 通道
  - 集成温度和电池监控器
- 外部系统
  - 片上降压直流/直流转换器
- 低功耗
  - 宽电源电压范围: 1.8V 至 3.8V
  - 有源模式 RX: 5.8mA (3.6V, 868MHz)、6.9mA (3.0V, 2.4GHz)
  - 有源模式 TX (+20dBm 时): 63mA (3.3V, 915MHz)、85mA (3.0V, 2.4GHz)
  - 有源模式 MCU 48MHz (CoreMark): 2.9mA (60µA/MHz)
  - 传感器控制器, 低功耗模式, 2MHz, 运行无限循环电流: 30.8µA
  - 传感器控制器, 有源模式, 24MHz, 运行无限循环电流: 808µA
  - 待机电流: 0.85µA (RTC 运行, 80KB RAM 和 CPU 保持)
  - 关断电流: 150nA (发生外部事件时唤醒)
- 无线电部分
  - 与低功耗蓝牙 5 以及 IEEE 802.15.4 PHY 和 MAC 标准兼容的双频带低于 1GHz 和 2.4GHz 射频收发器
  - 出色的接收器灵敏度: SimpleLink 远距离模式下为 -121dBm 50kbps 下为 -110dBm, 蓝牙 125kbps 时 (LE 编码 PHY) 为 -105dBm
  - 高达 +20dBm 的输出功率, 具有温度补偿
  - 适用于符合各项全球射频规范的系统
    - ETSI EN 300 220 接收器类别 1.5 和类别 2、EN 300 328、EN 303 131、EN 303 204 (欧洲)
    - EN 300 440 类别 2
    - FCC CFR47 第 15 部分
    - ARIB STD-T108 和 STD-T66
  - 支持广泛的标准
- 开发 [工具和软件](#)
  - [LAUNCHXL-CC1352P1](#) 和 [LAUNCHXL-CC1352P-2](#) 开发套件
  - [SimpleLink™ CC13X2-CC26X2](#) 软件开发套件
  - 用于简单无线电配置的 [SmartRF™ Studio](#)
  - 用于构建低功耗检测应用的 [Sensor Controller Studio](#)



## 1.2 应用

- 433MHz、470MHz 至 510MHz、868MHz、902MHz 至 928MHz 和 2400MHz 至 2480MHz ISM 和 SRD 系统<sup>(1)</sup> 低至 4kHz 的接收带宽
- 住宅和楼宇自动化
  - 楼宇安全系统 - 运动检测器、电子门锁、门窗传感器、网关
  - HVAC - 恒温器、无线环境传感器、HVAC 系统控制器
  - 防火安全系统 - 烟雾探测器、火警控制面板
  - 视频监控 - IP 摄像机
  - 车库门开启器
  - 电梯和自动扶梯控制装置
- 智能电网和自动抄表
  - 水表、燃气表和电表
  - 热分配表
  - 网关
- 无线传感器网络
  - 远距离传感器 应用
- 资产跟踪和管理
- 工厂自动化
- 无线医疗保健 应用
- 能量收集 应用
- 电子货架标签 (ESL)

(1) 请参阅 [射频内核](#) 获取有关支持的协议标准、调制格式和数据速率的更多详细信息。

## 1.3 说明

CC1352P 器件是一款多协议低于 1GHz 和 2.4GHz 无线 MCU，面向无线 M-Bus、IEEE 802.15.4g、支持 IPv6 的智能对象 (6LoWPAN)、Thread、Zigbee<sup>®</sup>、KNX RF、Wi-SUN<sup>®</sup>、低功耗 Bluetooth<sup>®</sup> 5 以及专有系统，包括 TI 15.4-Stack。该器件包含具有一流效率的 +20dBm 集成高功率放大器，适用于远距离应用。

CC1352P 器件是具有成本效益、超低功耗、2.4GHz 和低于 1GHz 射频器件 SimpleLink<sup>™</sup> MCU 平台中的一员。非常低的有源射频和微控制器 (MCU) 电流以及低于 1 $\mu$ A 的睡眠电流和高达 80KB 并受奇偶校验保护的 RAM 保持能力可提供卓越的电池寿命，并支持依靠小型纽扣电池在能量采集应用中运行中长时间的工作。

CC1352P 器件在一个支持多个物理层和射频标准的平台上将灵活的超低功耗 [射频收发器](#) 与强大的 48 MHz Arm<sup>®</sup> Cortex<sup>®</sup>-M4F CPU 结合在一起。专用无线电控制器 (Arm<sup>®</sup> Cortex<sup>®</sup>-M0) 可处理存储在 ROM 或 RAM 中的低级射频协议命令，因而可确保超低功耗和极佳的灵活性。CC1352P 器件的低功耗不会影响射频性能，CC1352P 器件具有优异的灵敏度和耐用（选择性和阻断）性能。

CC1352P 中的灵活无线电可通过动态多协议管理器 (DMM) 驱动程序来支持时分多路复用的多协议和多波段运行。

CC1352P 器件是高度集成的真正单芯片解决方案，整合了完整的射频系统和片上直流/直流转换器。

通过具有 4KB 程序和数据 SRAM 存储器的可编程、自主式超低功耗传感器控制器 CPU，可在极低的功耗下处理传感器。具有快速唤醒和超低功耗 2MHz 模式的传感器控制器专为对模拟和数字传感器数据进行采样、缓存和处理而设计，因此 MCU 系统可以最大限度地延长睡眠时间和降低工作功耗。

CC1352P 器件是 SimpleLink<sup>™</sup> 微控制器 (MCU) 平台的一部分，该平台包含 Wi-Fi<sup>®</sup>、低功耗 Bluetooth<sup>®</sup>、Thread、Zigbee、低于 1GHz MCU 和主机 MCU，它们共用一个通用且简单易用的开发环境，其中包含单核软件开发套件 (SDK) 和丰富的工具集。一次性集成 SimpleLink 平台后，用户可以将产品组合中器件的任何组合添加至您的设计中，从而在设计要求变更时实现代码的完全重复使用。有关更多信息，请访问 [ti.com.cn/simplelink](http://ti.com.cn/simplelink)。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
CC1352P1F3RGZ	VQFN (48)	7.00mm × 7.00mm

(1) 要获得所有可用器件的最新部件、封装和订购信息，请参见封装选项附录 (节 9) 或浏览 [TI 网站](#)。

### 1.4 Functional Block Diagram




Figure 1-1. CC1352P Block Diagram

## 内容

<b>1</b>	<b>器件概述</b> .....	<b>1</b>	5.17	Timing and Switching Characteristics .....	<b>22</b>
1.1	特性 .....	<b>1</b>	5.18	Peripheral Characteristics .....	<b>26</b>
1.2	应用 .....	<b>2</b>	5.19	Typical Characteristics .....	<b>34</b>
1.3	说明 .....	<b>2</b>	<b>6</b>	<b>Detailed Description</b> .....	<b>62</b>
1.4	Functional Block Diagram .....	<b>3</b>	6.1	Overview .....	<b>62</b>
<b>2</b>	<b>修订历史记录</b> .....	<b>4</b>	6.2	System CPU .....	<b>62</b>
<b>3</b>	<b>Device Comparison</b> .....	<b>5</b>	6.3	Radio (RF Core) .....	<b>63</b>
<b>4</b>	<b>Terminal Configuration and Functions</b> .....	<b>6</b>	6.4	Memory .....	<b>66</b>
4.1	Pin Diagram – RGZ Package (Top View) .....	<b>6</b>	6.5	Sensor Controller .....	<b>67</b>
4.2	Signal Descriptions – RGZ Package .....	<b>7</b>	6.6	Cryptography .....	<b>68</b>
4.3	Connections for Unused Pins and Modules .....	<b>8</b>	6.7	Timers .....	<b>69</b>
<b>5</b>	<b>Specifications</b> .....	<b>9</b>	6.8	Serial Peripherals and I/O .....	<b>70</b>
5.1	Absolute Maximum Ratings .....	<b>9</b>	6.9	Battery and Temperature Monitor .....	<b>70</b>
5.2	ESD Ratings .....	<b>9</b>	6.10	μDMA .....	<b>70</b>
5.3	Recommended Operating Conditions .....	<b>9</b>	6.11	Debug .....	<b>70</b>
5.4	Power Supply and Modules .....	<b>9</b>	6.12	Power Management .....	<b>71</b>
5.5	Power Consumption - Power Modes .....	<b>10</b>	6.13	Clock Systems .....	<b>72</b>
5.6	Power Consumption - Radio Modes .....	<b>11</b>	6.14	Network Processor .....	<b>72</b>
5.7	Nonvolatile (Flash) Memory Characteristics .....	<b>11</b>	<b>7</b>	<b>Application, Implementation, and Layout</b> .....	<b>73</b>
5.8	Thermal Resistance Characteristics .....	<b>12</b>	7.1	Reference Designs .....	<b>73</b>
5.9	RF Frequency Bands .....	<b>12</b>	<b>8</b>	<b>器件和文档支持</b> .....	<b>75</b>
5.10	861 MHz to 1054 MHz - Receive (RX) .....	<b>13</b>	8.1	器件命名规则 .....	<b>75</b>
5.11	861 MHz to 1054 MHz - Transmit (TX) .....	<b>14</b>	8.2	工具和软件 .....	<b>76</b>
5.12	861 MHz to 1054 MHz - PLL Phase Noise .....	<b>15</b>	8.3	文档支持 .....	<b>78</b>
5.13	Bluetooth Low Energy - Receive (RX) .....	<b>16</b>	8.4	Community Resources .....	<b>79</b>
5.14	Bluetooth Low Energy - Transmit (TX) .....	<b>19</b>	8.5	商标 .....	<b>79</b>
5.15	Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - RX .....	<b>20</b>	8.6	静电放电警告 .....	<b>79</b>
5.16	Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - TX .....	<b>21</b>	8.7	Glossary .....	<b>79</b>
			<b>9</b>	<b>机械、封装和可订购信息</b> .....	<b>79</b>
			9.1	封装信息 .....	<b>79</b>

**2 修订历史记录**

注：之前版本的页码可能与当前版本有所不同。

<b>Changes from Revision B (May 2019) to Revision C</b>		<b>Page</b>
• Added footnote to <a href="#">Table 5-10</a> .....		<b>26</b>
• 已添加 <a href="#">节 5.19</a> .....		<b>34</b>
• 已添加 LAUNCHXL-CC1352P1 Design Files to <a href="#">节 7.1</a> .....		<b>73</b>
• 已添加 LAUNCHXL-CC1352P-2 Design Files to <a href="#">节 7.1</a> .....		<b>73</b>
• 已更改 更改了 <a href="#">节 8.3</a> 中的“应用报告”小节 .....		<b>78</b>

### 3 Device Comparison

**Table 3-1. Device Family Overview**

DEVICE	RADIO SUPPORT	FLASH (KB)	RAM (KB)	GPIO	PACKAGE SIZE
CC1312R	Sub-1 GHz	352	80	30	RGZ (7-mm × 7-mm VQFN48)
CC1352P	Multiprotocol Sub-1 GHz Bluetooth 5 Low Energy Zigbee Thread 2.4-GHz proprietary FSK-based formats +20-dBm high-power amplifier	352	80	26	RGZ (7-mm × 7-mm VQFN48)
CC1352R	Multiprotocol Sub-1 GHz Bluetooth 5 Low Energy Zigbee Thread 2.4-GHz proprietary FSK-based formats	352	80	28	RGZ (7-mm × 7-mm VQFN48)
CC2642R	Bluetooth 5 Low Energy 2.4-GHz proprietary FSK-based formats	352	80	31	RGZ (7-mm × 7-mm VQFN48)
CC2652R	Multiprotocol Bluetooth 5 Low Energy Zigbee Thread 2.4-GHz proprietary FSK-based formats	352	80	31	RGZ (7-mm × 7-mm VQFN48)
CC2652RB	Multiprotocol Bluetooth 5 Low Energy Zigbee Thread 2.4-GHz proprietary FSK-based formats	352	80	31	RGZ (7-mm × 7-mm VQFN48)
CC2652P	Multiprotocol Bluetooth 5 Low Energy Zigbee Thread 2.4-GHz proprietary FSK-based formats +19.5-dBm high-power amplifier	352	80	26	RGZ (7-mm × 7-mm VQFN48)
CC1310	Sub-1 GHz	32–128	16–20	10–31	RGZ (7-mm × 7-mm VQFN48) RHB (5-mm × 5-mm VQFN32) RSM (4-mm × 4-mm VQFN32)
CC1350	Sub-1 GHz Bluetooth 4.2 Low Energy	128	20	10–31	RGZ (7-mm × 7-mm VQFN48) RHB (5-mm × 5-mm VQFN32) RSM (4-mm × 4-mm VQFN32)
CC2640R2F	Bluetooth 5 Low Energy 2.4-GHz proprietary FSK-based formats	128	20	10–31	RGZ (7-mm × 7-mm VQFN48) RHB (5-mm × 5-mm VQFN32) RSM (4-mm × 4-mm VQFN32) YFV (2.7-mm × 2.7-mm DSBGA34)
CC2640R2F-Q1	Bluetooth 5 Low Energy 2.4-GHz proprietary FSK-based formats	128	20	31	RGZ (7-mm × 7-mm VQFN48)

## 4 Terminal Configuration and Functions

### 4.1 Pin Diagram – RGZ Package (Top View)




Figure 4-1. RGZ (7-mm x 7-mm) Pinout, 0.5-mm Pitch (Top View)

The following I/O pins marked in Figure 4-1 in **bold** have high-drive capabilities:

- Pin 10, DIO\_5
- Pin 11, DIO\_6
- Pin 12, DIO\_7
- Pin 24, JTAG\_TMSC
- Pin 26, DIO\_16
- Pin 27, DIO\_17

The following I/O pins marked in Figure 4-1 in *italics* have analog capabilities:

- Pin 36, DIO\_23
- Pin 37, DIO\_24
- Pin 38, DIO\_25
- Pin 39, DIO\_26
- Pin 40, DIO\_27
- Pin 41, DIO\_28
- Pin 42, DIO\_29
- Pin 43, DIO\_30

## 4.2 Signal Descriptions – RGZ Package

**Table 4-1. Signal Descriptions – RGZ Package**

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.			
DCDC_SW	33	—	Power	Output from internal DC/DC converter <sup>(1)</sup>
DCOUP_L	23	—	Power	For decoupling of internal 1.27 V regulated digital-supply <sup>(2)</sup>
DIO_5	10	I/O	Digital	GPIO, high-drive capability
DIO_6	11	I/O	Digital	GPIO, high-drive capability
DIO_7	12	I/O	Digital	GPIO, high-drive capability
DIO_8	14	I/O	Digital	GPIO
DIO_9	15	I/O	Digital	GPIO
DIO_10	16	I/O	Digital	GPIO
DIO_11	17	I/O	Digital	GPIO
DIO_12	18	I/O	Digital	GPIO
DIO_13	19	I/O	Digital	GPIO
DIO_14	20	I/O	Digital	GPIO
DIO_15	21	I/O	Digital	GPIO
DIO_16	26	I/O	Digital	GPIO, JTAG_TDO, high-drive capability
DIO_17	27	I/O	Digital	GPIO, JTAG_TDI, high-drive capability
DIO_18	28	I/O	Digital	GPIO
DIO_19	29	I/O	Digital	GPIO
DIO_20	30	I/O	Digital	GPIO
DIO_21	31	I/O	Digital	GPIO
DIO_22	32	I/O	Digital	GPIO
DIO_23	36	I/O	Digital or Analog	GPIO, analog capability
DIO_24	37	I/O	Digital or Analog	GPIO, analog capability
DIO_25	38	I/O	Digital or Analog	GPIO, analog capability
DIO_26	39	I/O	Digital or Analog	GPIO, analog capability
DIO_27	40	I/O	Digital or Analog	GPIO, analog capability
DIO_28	41	I/O	Digital or Analog	GPIO, analog capability
DIO_29	42	I/O	Digital or Analog	GPIO, analog capability
DIO_30	43	I/O	Digital or Analog	GPIO, analog capability
EGP	—	—	GND	Ground – exposed ground pad <sup>(3)</sup>
JTAG_TMSC	24	I/O	Digital	JTAG TMSC, high-drive capability
JTAG_TCKC	25	I	Digital	JTAG TCKC
RESET_N	35	I	Digital	Reset, active low. No internal pullup resistor
RF_P_2_4GHZ	1	—	RF	Positive 2.4-GHz RF input signal to LNA during RX Positive 2.4-GHz RF output signal from PA during TX
RF_N_2_4GHZ	2	—	RF	Negative 2.4-GHz RF input signal to LNA during RX Negative 2.4-GHz RF output signal from PA during TX
RF_P_SUB_1GHZ	3	—	RF	Positive Sub-1 GHz RF input signal to LNA during RX Positive Sub-1 GHz RF output signal from PA during TX
RF_N_SUB_1GHZ	4	—	RF	Negative Sub-1 GHz RF input signal to LNA during RX Negative Sub-1 GHz RF output signal from PA during TX
RX_TX	7	—	RF	Optional bias pin for the RF LNA
TX_20DBM_P	5	—	RF	Positive Sub-1 GHz or 2.4-GHz high-power TX signal
TX_20DBM_N	6	—	RF	Negative Sub-1 GHz or 2.4-GHz high-power TX signal

(1) For more details, see technical reference manual listed in [§ 8.3](#).

(2) Do not supply external circuitry from this pin.

(3) EGP is the only ground connection for the device. Good electrical connection to device ground on printed circuit board (PCB) is imperative for proper device operation.

**Table 4-1. Signal Descriptions – RGZ Package (continued)**

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.			
VDDR	45	—	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(4)(2)(5)</sup>
VDDR_RF	48	—	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(6)(2)(5)</sup>
VDDS	44	—	Power	1.8-V to 3.8-V main chip supply <sup>(1)</sup>
VDDS2	13	—	Power	1.8-V to 3.8-V DIO supply <sup>(1)</sup>
VDDS3	22	—	Power	1.8-V to 3.8-V DIO supply <sup>(1)</sup>
VDDS_DCDC	34	—	Power	1.8-V to 3.8-V DC/DC converter supply
X48M_N	46	—	Analog	48-MHz crystal oscillator pin 1
X48M_P	47	—	Analog	48-MHz crystal oscillator pin 2
X32K_Q1	8	—	Analog	32-kHz crystal oscillator pin 1
X32K_Q2	9	—	Analog	32-kHz crystal oscillator pin 2

(4) If internal DC/DC converter is not used, this pin is supplied internally from the main LDO.

(5) Output from internal DC/DC and LDO is trimmed to 1.68 V.

(6) If internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.

### 4.3 Connections for Unused Pins and Modules

**Table 4-2. Connections for Unused Pins**

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE <sup>(1)</sup>	PREFERRED PRACTICE <sup>(1)</sup>
GPIO	DIO_n	10–12	NC or GND	NC
		14–21		
		26–32		
32.768-kHz crystal	X32K_Q1	8	NC or GND	NC
	X32K_Q2	9		
DC/DC converter <sup>(2)</sup>	DCDC_SW	33	NC	NC
	VDDS_DCDC	34	VDDS	VDDS

(1) NC = No connect

(2) When the DC/DC converter is not used, the inductor between DCDC\_SW and VDDR can be removed. VDDR and VDDR\_RF must still be connected and the 22 uF DCDC capacitor must be kept on the VDDR net.



## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub> <sup>(3)</sup>	Supply voltage	-0.3	4.1	V
	Voltage on any digital pin <sup>(4)</sup>	-0.3	V <sub>DD</sub> + 0.3, max 4.1	V
	Voltage on crystal oscillator pins, X32K_Q1, X32K_Q2, X48M_N and X48M_P	-0.3	V <sub>DD</sub> + 0.3, max 2.25	V
V <sub>in</sub>	Voltage on ADC input	Voltage scaling enabled	V <sub>DD</sub>	V
		Voltage scaling disabled, internal reference	1.49	
		Voltage scaling disabled, V <sub>DD</sub> as reference	V <sub>DD</sub> / 2.9	
	Input level, Sub-1 GHz RF pins		10	dBm
	Input level, 2.4 GHz RF pins		5	dBm
T <sub>stg</sub>	Storage temperature	-40	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to ground, unless otherwise noted.
- (3) V<sub>DD</sub>\_DCDC, V<sub>DD</sub>2 and V<sub>DD</sub>3 must be at the same potential as V<sub>DD</sub>.
- (4) Including analog capable DIOs.

### 5.2 ESD Ratings

			VALUE	UNIT	
V <sub>ESD</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 <sup>(1)</sup>	All pins	±2000	V
		Charged device model (CDM), per JESD22-C101 <sup>(2)</sup>	All pins	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Operating ambient temperature range		-40	85	°C
Operating supply voltage (V <sub>DD</sub> )		1.8	3.8	V
Operating supply voltage (V <sub>DD</sub> ), boost mode	V <sub>DD</sub> = 1.95 V +14 dBm RF output sub-1 GHz power amplifier	2.1	3.8	V
Rising supply voltage slew rate		0	100	mV/μs
Falling supply voltage slew rate <sup>(1)</sup>		0	20	mV/μs

- (1) For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 22-μF V<sub>DD</sub> input capacitor must be used to ensure compliance with this slew rate.

### 5.4 Power Supply and Modules

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TYP	UNIT
V <sub>DD</sub> Power-on-Reset (POR) threshold		1.1 - 1.55	V
V <sub>DD</sub> Brown-out Detector (BOD) <sup>(1)</sup>	Rising threshold	1.77	V
V <sub>DD</sub> Brown-out Detector (BOD), before initial boot <sup>(2)</sup>	Rising threshold	1.70	V
V <sub>DD</sub> Brown-out Detector (BOD) <sup>(1)</sup>	Falling threshold	1.75	V

- (1) For boost mode (V<sub>DD</sub> = 1.95 V), TI drivers software initialization will trim V<sub>DD</sub> BOD limits to maximum (approximately 2.0 V)
- (2) Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RESET\_N pin

## 5.5 Power Consumption - Power Modes

When measured on the CC1352PEM-XD7793-XD24-PA9093 reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.6\text{ V}$  with DC/DC enabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	TYP	UNIT
<b>Core Current Consumption</b>				
$I_{\text{core}}$	Reset and Shutdown	Reset. RESET_N pin asserted or VDDS below power-on-reset threshold	150	nA
		Shutdown. No clocks running, no retention	150	
	Standby without cache retention	RTC running, CPU, 80KB RAM and (partial) register retention. RCOSC_LF	0.85	$\mu\text{A}$
		RTC running, CPU, 80KB RAM and (partial) register retention. XOSC_LF	0.99	$\mu\text{A}$
	Standby with cache retention	RTC running, CPU, 80KB RAM and (partial) register retention. RCOSC_LF	2.78	$\mu\text{A}$
		RTC running, CPU, 80KB RAM and (partial) register retention. XOSC_LF	2.92	$\mu\text{A}$
	Idle	Supply Systems and RAM powered. RCOSC_HF	590	$\mu\text{A}$
Active	MCU running CoreMark at 48 MHz. RCOSC_HF	2.89	mA	
<b>Peripheral Current Consumption</b>				
$I_{\text{peri}}$	Peripheral power domain	Delta current with domain enabled	82.3	$\mu\text{A}$
	Serial power domain	Delta current with domain enabled	5.5	
	RF Core	Delta current with power domain enabled, clock enabled, RF core idle	178.9	
	$\mu\text{DMA}$	Delta current with clock enabled, module is idle	53.6	
	Timers	Delta current with clock enabled, module is idle <sup>(1)</sup>	67.8	
	I2C	Delta current with clock enabled, module is idle	8.2	
	I2S	Delta current with clock enabled, module is idle	21.7	
	SSI	Delta current with clock enabled, module is idle <sup>(2)</sup>	69.4	
	UART	Delta current with clock enabled, module is idle <sup>(3)</sup>	140.8	
	CRYPTO (AES)	Delta current with clock enabled, module is idle	21.1	
	PKA	Delta current with clock enabled, module is idle	71.1	
TRNG	Delta current with clock enabled, module is idle	29.7		
<b>Sensor Controller Engine Consumption</b>				
$I_{\text{SCE}}$	Active mode	24 MHz, infinite loop, $V_{\text{DDS}} = 3.0\text{ V}$	808.5	$\mu\text{A}$
	Low-power mode	2 MHz, infinite loop, $V_{\text{DDS}} = 3.0\text{ V}$	30.1	

(1) Only one GPTimer running

(2) Only one SSI running

(3) Only one UART running

## 5.6 Power Consumption - Radio Modes

When measured on the CC1352PEM-XD7793-XD24-PA9093 reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.6\text{ V}$  with DC/DC enabled unless otherwise noted.

High power PA connected to  $V_{DD5}$  unless otherwise noted.

Using boost mode (increasing VDDR up to 1.95 V), will increase system current by 15% (does not apply to TX +14 dBm setting where this current is already included).

Relevant  $I_{core}$  and  $I_{peri}$  currents are included in below numbers.

PARAMETER	TEST CONDITIONS	TYP	UNIT
Radio receive current, 868 MHz		5.8	mA
Radio receive current, 2.44 GHz (BLE)	$V_{DD5} = 3.0\text{ V}$	6.9	mA
Radio transmit current Sub-1 GHz PA	0 dBm output power setting 868 MHz	8.0	mA
	+10 dBm output power setting 868 MHz	14.3	mA
Radio transmit current Boost mode, Sub-1 GHz PA	+14 dBm output power setting 868 MHz	24.9	mA
Radio transmit current 2.4 GHz PA (BLE)	0 dBm output power setting, $V_{DD5} = 3.0\text{ V}$	7.1	mA
	+5 dBm output power setting 2440 MHz, $V_{DD5} = 3.0\text{ V}$	9.6	mA
Radio transmit current High-power PA	Transmit (TX), +20 dBm output power setting 915 MHz, $V_{DD5} = 3.3\text{ V}$	63	mA
Radio transmit current High-power PA	Transmit (TX), +20 dBm output power setting 2440 MHz (BLE), $V_{DD5} = 3.0\text{ V}$	85	mA

## 5.7 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and  $V_{DD5} = 3.0\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Flash sector size			8		KB
Supported flash erase cycles before failure, full bank <sup>(1)</sup>		30			k Cycles
Supported flash erase cycles before failure, single sector <sup>(2)</sup>		60			k Cycles
Maximum number of write operations per row before sector erase <sup>(3)</sup>				83	Write Operations
Flash retention	105 °C	11.4			Years at 105 °C
Flash sector erase current	Average delta current		10.7		mA
Flash sector erase time <sup>(4)</sup>			10		ms
Flash write current	Average delta current, 4 bytes at a time		6.2		mA
Flash write time <sup>(4)</sup>	4 bytes at a time		21.6		µs

(1) A full bank erase is counted as a single erase cycle on each sector

(2) Up to 4 customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k cycles

(3) Each wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum number of write operations per row is reached.

(4) This number is dependent on Flash aging and increases over time and erase cycles

## 5.8 Thermal Resistance Characteristics

THERMAL METRIC <sup>(1)</sup>		PACKAGE	UNIT
		RGZ (VQFN)	
		48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	23.4	$^{\circ}\text{C}/\text{W}^{(2)}$
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	13.3	$^{\circ}\text{C}/\text{W}^{(2)}$
$R_{\theta JB}$	Junction-to-board thermal resistance	8.0	$^{\circ}\text{C}/\text{W}^{(2)}$
$\Psi_{JT}$	Junction-to-top characterization parameter	0.1	$^{\circ}\text{C}/\text{W}^{(2)}$
$\Psi_{JB}$	Junction-to-board characterization parameter	7.9	$^{\circ}\text{C}/\text{W}^{(2)}$
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	1.7	$^{\circ}\text{C}/\text{W}^{(2)}$

(1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).

(2)  $^{\circ}\text{C}/\text{W}$  = degrees Celsius per watt.

## 5.9 RF Frequency Bands

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
Frequency bands	2360		2500	MHz
	1076		1315	
	861		1054	
	431		527	
	359		439	
	287		351	

## 5.10 861 MHz to 1054 MHz - Receive (RX)

Measured on the CC1352PEM-XD7793-XD24-PA9093 reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.6\text{ V}$  with DC/DC enabled and high power PA connected to  $V_{DD5}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General Parameters</b>					
Digital channel filter programmable receive bandwidth		4		4000	kHz
Data rate step size			1.5		bps
Spurious emissions 25 MHz to 1 GHz	868 MHz		< -57		dBm
Spurious emissions 1 GHz to 13 GHz	Conducted emissions measured according to ETSI EN 300 220		< -47		dBm
<b>802.15.4g Mandatory Mode (50 kbps, 2-GFSK, 100 kHz RX Bandwidth)</b>					
Sensitivity	BER = $10^{-2}$ , 868 MHz		-110		dBm
Saturation limit	BER = $10^{-2}$		10		dBm
Selectivity, $\pm 200\text{ kHz}$	BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		44		dB
Selectivity, $\pm 400\text{ kHz}$	BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		48		dB
Blocking, $\pm 1\text{ MHz}$	BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		57		dB
Blocking, $\pm 2\text{ MHz}$	BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		61		dB
Blocking, $\pm 5\text{ MHz}$	BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		67		dB
Blocking, $\pm 10\text{ MHz}$	BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		76		dB
Image rejection (image compensation enabled)	BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		39		dB
RSSI dynamic range	Starting from the sensitivity limit		95		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range		$\pm 3$		dB
<b>SimpleLink™ Long Range 2.5 kbps or 5 kbps (20 ksymbols/s, 2-GFSK, 5 kHz Deviation, FEC (Half Rate), DSSS = 1:2 or 1:4, 34 kHz RX Bandwidth)</b>					
Sensitivity	2.5 kbps, BER = $10^{-2}$ , 868 MHz		-121		dBm
Sensitivity	5 kbps, BER = $10^{-2}$ , 868 MHz		-120		dBm
Saturation limit	BER = $10^{-2}$		10		dBm
Selectivity, $\pm 100\text{ kHz}$	2.5 kbps, BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		49		dB
Selectivity, $\pm 200\text{ kHz}$	2.5 kbps, BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		50		dB
Selectivity, $\pm 300\text{ kHz}$	2.5 kbps, BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		51		dB
Blocking, $\pm 1\text{ MHz}$	2.5 kbps, BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		63		dB
Blocking, $\pm 2\text{ MHz}$	2.5 kbps, BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		68		dB
Blocking, $\pm 5\text{ MHz}$	2.5 kbps, BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		78		dB
Blocking, $\pm 10\text{ MHz}$	2.5 kbps, BER = $10^{-2}$ , 868 MHz <sup>(1)</sup>		88		dB
Image rejection (image compensation enabled)			45		dB
RSSI dynamic range	Starting from the sensitivity limit		97		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range		$\pm 3$		dB

(1) Wanted signal 3 dB above usable sensitivity limit according to ETSI EN 300 220 v. 3.1.1.

## 5.11 861 MHz to 1054 MHz - Transmit (TX)

Measured on the CC1352PEM-XD7793-XD24-PA9093 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.6\text{ V}$  with DC/DC enabled and high power PA connected to  $V_{\text{DD5}}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted. <sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General parameters</b>					
Max output power, boost mode Sub-1 GHz PA <sup>(2)</sup>	VDDR = 1.95 V Minimum supply voltage (VDDS) for boost mode is 2.1 V 868 MHz and 915 MHz		14		dBm
Max output power, Sub-1 GHz PA <sup>(2)</sup>	868 MHz and 915 MHz		12		dBm
Max output power, High power PA	915 MHz VDDS = 3.3V		20		dBm
Output power programmable range Sub-1 GHz PA	868 MHz and 915 MHz		24		dB
Output power programmable range High power PA	868 MHz and 915 MHz VDDS = 3.3V		6		dB
Output power variation over temperature Sub-1 GHz PA	+10 dBm setting Over recommended temperature operating range		±2		dB
Output power variation over temperature Boost mode, Sub-1 GHz PA	+14 dBm setting Over recommended temperature operating range		±1.5		dB
<b>Spurious emissions and harmonics</b>					
Spurious emissions (excluding harmonics) Sub-1 GHz PA, 868 MHz <sup>(3)</sup>	30 MHz to 1 GHz	+14 dBm setting ETSI restricted bands	< -54		dBm
		+14 dBm setting ETSI outside restricted bands	< -36		dBm
	1 GHz to 12.75 GHz (outside ETSI restricted bands)	+14 dBm setting measured in 1 MHz bandwidth (ETSI)	< -30		dBm
Spurious emissions out-of-band Sub-1 GHz PA, 915 MHz <sup>(3)</sup>	30 MHz to 88 MHz (within FCC restricted bands)	+14 dBm setting	< -56		dBm
	88 MHz to 216 MHz (within FCC restricted bands)	+14 dBm setting	< -52		dBm
	216 MHz to 960 MHz (within FCC restricted bands)	+14 dBm setting	< -50		dBm
	960 MHz to 2390 MHz and above 2483.5 MHz (within FCC restricted band)	+14 dBm setting	< -42		dBm
	1 GHz to 12.75 GHz (outside FCC restricted bands)	+14 dBm setting	< -40		dBm

- (1) Some combinations of frequency, data rate and modulation format requires use of external crystal load capacitors for regulatory compliance. More details can be found in the device errata.
- (2) Output power is dependent on RF match. For dual-band devices in the CC13X2 platform, output power might be slightly reduced depending on RF layout trade-offs.
- (3) Suitable for systems targeting compliance with EN 300 220, EN 303 131, EN 303 204, FCC CFR47 Part 15, ARIB STD-T108.

## 861 MHz to 1054 MHz - Transmit (TX) (continued)

Measured on the CC1352PEM-XD7793-XD24-PA9093 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.6\text{ V}$  with

DC/DC enabled and high power PA connected to  $V_{\text{DD5}}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted. <sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Spurious emissions out-of-band High power PA, 915 MHz <sup>(3)(4)</sup>	30 MHz to 88 MHz (within FCC restricted bands)	+20 dBm setting, $V_{\text{DD5}} = 3.3\text{ V}$		< -55	dBm
	88 MHz to 216 MHz (within FCC restricted bands)	+20 dBm setting, $V_{\text{DD5}} = 3.3\text{ V}$		< -52	dBm
	216 MHz to 960 MHz (within FCC restricted bands)	+20 dBm setting, $V_{\text{DD5}} = 3.3\text{ V}$		< -49	dBm
	960 MHz to 2390 MHz and above 2483.5 MHz (within FCC restricted band)	+20 dBm setting, $V_{\text{DD5}} = 3.3\text{ V}$		< -41	dBm
	1 GHz to 12.75 GHz (outside FCC restricted bands)	+20 dBm setting, $V_{\text{DD5}} = 3.3\text{ V}$		< -20	dBm
Spurious emissions out-of-band Sub-1 GHz PA, 920.6/928 MHz <sup>(3)</sup>	Below 710 MHz (ARIB T-108)	+14 dBm setting		< -36	dBm
	710 MHz to 900 MHz (ARIB T-108)	+14 dBm setting		< -55	dBm
	900 MHz to 915 MHz (ARIB T-108)	+14 dBm setting		< -55	dBm
	930 MHz to 1000 MHz (ARIB T-108)	+14 dBm setting		< -55	dBm
	1000 MHz to 1215 MHz (ARIB T-108)	+14 dBm setting		< -45	dBm
Above 1215 MHz (ARIB T-108)	+14 dBm setting		< -30	dBm	
Harmonics Sub-1 GHz PA	Second harmonic	+14 dBm setting, 868 MHz		< -30	dBm
		+14 dBm setting, 915 MHz		< -30	
	Third harmonic	+14 dBm setting, 868 MHz		< -30	dBm
		+14 dBm setting, 915 MHz		< -42	
	Fourth harmonic	+14 dBm setting, 868 MHz		< -30	dBm
		+14 dBm setting, 915 MHz		< -30	
Fifth harmonic	+14 dBm setting, 868 MHz		< -30	dBm	
	+14 dBm setting, 915 MHz		< -42		
Harmonics High power PA	Second harmonic	+20 dBm setting, $V_{\text{DD5}} = 3.3\text{ V}$ , 915 MHz		< -30	dBm
	Third harmonic	+20 dBm setting, $V_{\text{DD5}} = 3.3\text{ V}$ , 915 MHz		< -42	dBm
	Fourth harmonic	+20 dBm setting, $V_{\text{DD5}} = 3.3\text{ V}$ , 915 MHz		< -30	dBm
	Fifth harmonic	+20 dBm setting, $V_{\text{DD5}} = 3.3\text{ V}$ , 915 MHz		< -42	dBm

(4) Spurious emissions increase for supply voltages below 2.2 V. As such, care must be taken to ensure regulatory requirements are met when operating at low supply voltage levels. An alternative is to use the Sub-1 GHz PA below 2.2 V.

## 5.12 861 MHz to 1054 MHz - PLL Phase Noise

When measured on the CC1352PEM-XD7793-XD24-PA9093 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{ V}$ .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Phase noise in the 868- and 915-MHz bands <sup>(1)</sup>	±10 kHz offset		-74		dBc/Hz
	±100 kHz offset		-97		dBc/Hz
	±200 kHz offset		-107		dBc/Hz
	±400 kHz offset		-113		dBc/Hz
	±1000 kHz offset		-120		dBc/Hz
	±2000 kHz offset		-127		dBc/Hz
	±10000 kHz offset		-141		dBc/Hz

(1) PLL settings for improved close-in phase noise for narrow-band operation will be added later.

### 5.13 Bluetooth Low Energy - Receive (RX)

Measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ ,  $f_{RF} = 2440\text{ MHz}$  with DC/DC enabled and high power PA connected to  $V_{DD5}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection.

All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>125 kbps (LE Coded)</b>					
Receiver sensitivity	Differential mode. BER = $10^{-3}$		-105		dBm
Receiver saturation	Differential mode. BER = $10^{-3}$		>5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> (-300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)		> (-320 / 240)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)		> (-125 / 125)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at -79 dBm, modulated interferer in channel, BER = $10^{-3}$		-1.5		dB
Selectivity, $\pm 1\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -79 dBm, modulated interferer at $\pm 1\text{ MHz}$ , BER = $10^{-3}$		8 / 4.5 <sup>(2)</sup>		dB
Selectivity, $\pm 2\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -79 dBm, modulated interferer at $\pm 2\text{ MHz}$ , BER = $10^{-3}$		44 / 39 <sup>(2)</sup>		dB
Selectivity, $\pm 3\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -79 dBm, modulated interferer at $\pm 3\text{ MHz}$ , BER = $10^{-3}$		46 / 44 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -79 dBm, modulated interferer at $\pm 4\text{ MHz}$ , BER = $10^{-3}$		44 / 46 <sup>(2)</sup>		dB
Selectivity, $\pm 6\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -79 dBm, modulated interferer at $\geq \pm 6\text{ MHz}$ , BER = $10^{-3}$		48 / 44 <sup>(2)</sup>		dB
Selectivity, $\pm 7\text{ MHz}$	Wanted signal at -79 dBm, modulated interferer at $\geq \pm 7\text{ MHz}$ , BER = $10^{-3}$		51 / 45 <sup>(2)</sup>		dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at -79 dBm, modulated interferer at image frequency, BER = $10^{-3}$		39		dB
Selectivity, Image frequency $\pm 1\text{ MHz}$ <sup>(1)</sup>	Note that Image frequency + 1 MHz is the Co- channel -1 MHz. Wanted signal at -79 dBm, modulated interferer at $\pm 1\text{ MHz}$ from image frequency, BER = $10^{-3}$		4.5 / 44 <sup>(2)</sup>		dB
<b>500 kbps (LE Coded)</b>					
Receiver sensitivity	Differential mode. BER = $10^{-3}$		-100		dBm
Receiver saturation	Differential mode. BER = $10^{-3}$		> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> (-300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)		> (-450 / 450)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)		> (-175 / 175)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer in channel, BER = $10^{-3}$		-3.5		dB
Selectivity, $\pm 1\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer at $\pm 1\text{ MHz}$ , BER = $10^{-3}$		8 / 4 <sup>(2)</sup>		dB
Selectivity, $\pm 2\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer at $\pm 2\text{ MHz}$ , BER = $10^{-3}$		44 / 37 <sup>(2)</sup>		dB
Selectivity, $\pm 3\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer at $\pm 3\text{ MHz}$ , BER = $10^{-3}$		46 / 46 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer at $\pm 4\text{ MHz}$ , BER = $10^{-3}$		45 / 47 <sup>(2)</sup>		dB
Selectivity, $\pm 6\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer at $\geq \pm 6\text{ MHz}$ , BER = $10^{-3}$		46 / 45 <sup>(2)</sup>		dB
Selectivity, $\pm 7\text{ MHz}$	Wanted signal at -72 dBm, modulated interferer at $\geq \pm 7\text{ MHz}$ , BER = $10^{-3}$		49 / 45 <sup>(2)</sup>		dB

(1) Numbers given as I/C dB

(2) X / Y, where X is +N MHz and Y is -N MHz



## Bluetooth Low Energy - Receive (RX) (continued)

Measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ ,  $f_{RF} = 2440\text{ MHz}$  with DC/DC enabled and high power PA connected to  $V_{DD5}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection.

All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at $-72\text{ dBm}$ , modulated interferer at image frequency, $\text{BER} = 10^{-3}$		37		dB
Selectivity, Image frequency $\pm 1\text{ MHz}$ <sup>(1)</sup>	Note that Image frequency $+ 1\text{ MHz}$ is the Co- channel $-1\text{ MHz}$ . Wanted signal at $-72\text{ dBm}$ , modulated interferer at $\pm 1\text{ MHz}$ from image frequency, $\text{BER} = 10^{-3}$		4 / 46 <sup>(2)</sup>		dB
<b>1 Mbps (LE 1M)</b>					
Receiver sensitivity	Differential mode. $\text{BER} = 10^{-3}$		$-97$		dBm
Receiver saturation	Differential mode. $\text{BER} = 10^{-3}$		$> 5$		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		$> (-350 / 350)$		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)		$> (-750 / 750)$		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at $-67\text{ dBm}$ , modulated interferer in channel, $\text{BER} = 10^{-3}$		$-6$		dB
Selectivity, $\pm 1\text{ MHz}$ <sup>(1)</sup>	Wanted signal at $-67\text{ dBm}$ , modulated interferer at $\pm 1\text{ MHz}$ , $\text{BER} = 10^{-3}$		7 / 4 <sup>(2)</sup>		dB
Selectivity, $\pm 2\text{ MHz}$ <sup>(1)</sup>	Wanted signal at $-67\text{ dBm}$ , modulated interferer at $\pm 2\text{ MHz}$ , $\text{BER} = 10^{-3}$		40 / 33 <sup>(2)</sup>		dB
Selectivity, $\pm 3\text{ MHz}$ <sup>(1)</sup>	Wanted signal at $-67\text{ dBm}$ , modulated interferer at $\pm 3\text{ MHz}$ , $\text{BER} = 10^{-3}$		36 / 41 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{ MHz}$ <sup>(1)</sup>	Wanted signal at $-67\text{ dBm}$ , modulated interferer at $\pm 4\text{ MHz}$ , $\text{BER} = 10^{-3}$		36 / 45 <sup>(2)</sup>		dB
Selectivity, $\pm 5\text{ MHz}$ or more <sup>(1)</sup>	Wanted signal at $-67\text{ dBm}$ , modulated interferer at $\geq \pm 5\text{ MHz}$ , $\text{BER} = 10^{-3}$		40		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at $-67\text{ dBm}$ , modulated interferer at image frequency, $\text{BER} = 10^{-3}$		33		dB
Selectivity, image frequency $\pm 1\text{ MHz}$ <sup>(1)</sup>	Note that Image frequency $+ 1\text{ MHz}$ is the Co- channel $-1\text{ MHz}$ . Wanted signal at $-67\text{ dBm}$ , modulated interferer at $\pm 1\text{ MHz}$ from image frequency, $\text{BER} = 10^{-3}$		4 / 41 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30 MHz to 2000 MHz		$-10$		dBm
Out-of-band blocking	2003 MHz to 2399 MHz		$-18$		dBm
Out-of-band blocking	2484 MHz to 2997 MHz		$-12$		dBm
Out-of-band blocking	3000 MHz to 12.75 GHz		$-2$		dBm
Intermodulation	Wanted signal at 2402 MHz, $-64\text{ dBm}$ . Two interferers at 2405 and 2408 MHz respectively, at the given power level		$-42$		dBm
Spurious emissions, 30 to 1000 MHz <sup>(4)</sup>	Measurement in a $50\text{-}\Omega$ single-ended load.		$< -54$		dBm
Spurious emissions, 1 to 12.75 GHz <sup>(4)</sup>	Measurement in a $50\text{ }\Omega$ single-ended load.		$< -47$		dBm
RSSI dynamic range			70		dB
RSSI accuracy			$\pm 4$		dB
<b>2 Mbps (LE 2M)</b>					
Receiver sensitivity	Differential mode. Measured at SMA connector, $\text{BER} = 10^{-3}$		$-92$		dBm
Receiver saturation	Differential mode. Measured at SMA connector, $\text{BER} = 10^{-3}$		$> 5$		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		$> (-500 / 500)$		kHz

(3) Excluding one exception at  $F_{\text{wanted}} / 2$ , per Bluetooth Specification

(4) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)

## Bluetooth Low Energy - Receive (RX) (continued)

Measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ ,  $f_{RF} = 2440\text{ MHz}$  with DC/DC enabled and high power PA connected to  $V_{DD5}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection.

All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)		> (-700 / 750)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer in channel, BER = $10^{-3}$		-7		dB
Selectivity, $\pm 2\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer at $\pm 2\text{ MHz}$ , Image frequency is at -2 MHz, BER = $10^{-3}$		8 / 4 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer at $\pm 4\text{ MHz}$ , BER = $10^{-3}$		36 / 36 <sup>(2)</sup>		dB
Selectivity, $\pm 6\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer at $\pm 6\text{ MHz}$ , BER = $10^{-3}$		37 / 36 <sup>(2)</sup>		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at -67 dBm, modulated interferer at image frequency, BER = $10^{-3}$		4		dB
Selectivity, image frequency $\pm 2\text{ MHz}$ <sup>(1)</sup>	Note that Image frequency + 2 MHz is the Co-channel. Wanted signal at -67 dBm, modulated interferer at $\pm 2\text{ MHz}$ from image frequency, BER = $10^{-3}$		-7 / 36 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30 MHz to 2000 MHz		-16		dBm
Out-of-band blocking	2003 MHz to 2399 MHz		-21		dBm
Out-of-band blocking	2484 MHz to 2997 MHz		-15		dBm
Out-of-band blocking	3000 MHz to 12.75 GHz		-12		dBm
Intermodulation	Wanted signal at 2402 MHz, -64 dBm. Two interferers at 2405 and 2408 MHz respectively, at the given power level		-38		dBm

## 5.14 Bluetooth Low Energy - Transmit (TX)

Measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ ,  $f_{RF} = 2440\text{ MHz}$  with DC/DC enabled and high power PA connected to  $V_{DD5}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection.

All measurements are performed conducted.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>General Parameters</b>						
Max output power, high power PA	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun			19.5		dBm
Max output power, 2.4 GHz PA	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun			5		dBm
Output power programmable range high power PA	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun			6		dB
Output power programmable range, 2.4 GHz PA	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun			26		dB
<b>Spurious emissions and harmonics</b>						
Spurious emissions, high-power PA <sup>(1)(2)</sup>	f < 1 GHz, outside restricted bands	+20 dBm setting		< -36		dBm
	f < 1 GHz, restricted bands FCC	+20 dBm setting		< -55		dBm
	f > 1 GHz, including harmonics	+20 dBm setting		-37		dBm
Spurious emissions, 2.4 GHz PA <sup>(1)</sup>	f < 1 GHz, outside restricted bands	+5 dBm setting		< -36		dBm
	f < 1 GHz, restricted bands ETSI	+5 dBm setting		< -47		dBm
	f < 1 GHz, restricted bands FCC	+5 dBm setting		< -55		dBm
	f > 1 GHz, including harmonics	+5 dBm setting		< -42		dBm
Harmonics, high-power PA <sup>(1)(3)</sup>	Second harmonic	+20 dBm setting		-35		dBm
	Third harmonic	+20 dBm setting		-42		dBm
Harmonics, 2.4 GHz PA <sup>(1)</sup>	Second harmonic	+5 dBm setting		< -42		dBm
	Third harmonic	+5 dBm setting		< -42		dBm

(1) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

(2) To ensure margins for passing FCC band edge requirements at 2483.5 MHz, a lower than maximum output-power setting or less than 100% duty cycle may be used when operating at the upper BLE channel(s).

(3) To ensure margins for passing FCC requirements for harmonic emission, duty cycling may be required. The CC1352P-2 LaunchPad reference design should also be reviewed as the filter provides higher attenuation of harmonics compared to the CC1352PEM-XD7793-XD24-PA24 reference design.

## 5.15 Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - RX

Measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ ,  $f_{RF} = 2440\text{ MHz}$  with DC/DC enabled and high power PA connected to  $V_{DD5}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection.

All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receiver sensitivity	PER = 1%		-100		dBm
Receiver saturation	PER = 1%		> 5		dBm
Adjacent channel rejection	Wanted signal at -82 dBm, modulated interferer at $\pm 5\text{ MHz}$ , PER = 1%		36		dB
Alternate channel rejection	Wanted signal at -82 dBm, modulated interferer at $\pm 10\text{ MHz}$ , PER = 1%		57		dB
Channel rejection, $\pm 15\text{ MHz}$ or more	Wanted signal at -82 dBm, undesired signal is IEEE 802.15.4 modulated channel, stepped through all channels 2405 to 2480 MHz, PER = 1%		59		dB
Blocking and desensitization, 5 MHz from upper band edge	Wanted signal at -97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%		57		dB
Blocking and desensitization, 10 MHz from upper band edge	Wanted signal at -97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%		63		dB
Blocking and desensitization, 20 MHz from upper band edge	Wanted signal at -97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%		63		dB
Blocking and desensitization, 50 MHz from upper band edge	Wanted signal at -97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%		66		dB
Blocking and desensitization, -5 MHz from lower band edge	Wanted signal at -97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%		60		dB
Blocking and desensitization, -10 MHz from lower band edge	Wanted signal at -97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%		60		dB
Blocking and desensitization, -20 MHz from lower band edge	Wanted signal at -97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%		63		dB
Blocking and desensitization, -50 MHz from lower band edge	Wanted signal at -97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%		65		dB
Spurious emissions, 30 MHz to 1000 MHz	Measurement in a 50- $\Omega$ single-ended load		-66		dBm
Spurious emissions, 1 GHz to 12.75 GHz	Measurement in a 50- $\Omega$ single-ended load		-53		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> 350		ppm
Symbol rate error tolerance	Difference between incoming symbol rate and the internally generated symbol rate		> 1000		ppm
RSSI dynamic range			95		dB
RSSI accuracy			$\pm 4$		dB

## 5.16 Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - TX

Measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ ,  $f_{RF} = 2440\text{ MHz}$  with DC/DC enabled and high power PA connected to  $V_{DD5}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection.

All measurements are performed conducted.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>General Parameters</b>						
Max output power, high power PA	Differential mode, delivered to a single-ended 50- $\Omega$ load through a balun			19.5		dBm
Max output power, 2.4 GHz PA	Differential mode, delivered to a single-ended 50- $\Omega$ load through a balun			5		dBm
Output power programmable range, high power PA	Differential mode, delivered to a single-ended 50- $\Omega$ load through a balun			6		dB
Output power programmable range, 2.4 GHz PA	Differential mode, delivered to a single-ended 50- $\Omega$ load through a balun			26		dB
<b>Spurious emissions and harmonics</b>						
Spurious emissions, high-power PA <sup>(1)(2)</sup>	$f < 1\text{ GHz}$ , outside restricted bands	+20 dBm setting		< -39		dBm
	$f < 1\text{ GHz}$ , restricted bands FCC	+20 dBm setting		< -49		dBm
	$f > 1\text{ GHz}$ , including harmonics	+20 dBm setting		-40		dBm
Spurious emissions, 2.4 GHz PA <sup>(1)(3)</sup>	$f < 1\text{ GHz}$ , outside restricted bands	+5 dBm setting		< -36		dBm
	$f < 1\text{ GHz}$ , restricted bands ETSI	+5 dBm setting		< -47		dBm
	$f < 1\text{ GHz}$ , restricted bands FCC	+5 dBm setting		< -55		dBm
	$f > 1\text{ GHz}$ , including harmonics	+5 dBm setting		< -42		dBm
Harmonics, high-power PA <sup>(1)(4)</sup>	Second harmonic	+20 dBm setting		-35		dBm
	Third harmonic	+20 dBm setting		-42		dBm
Harmonics, 2.4 GHz PA <sup>(1)</sup>	Second harmonic	+5 dBm setting		< -42		dBm
	Third harmonic	+5 dBm setting		< -42		dBm
<b>IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps)</b>						
Error vector magnitude, high power PA	+20 dBm setting			2		%
Error vector magnitude, 2.4-GHz PA	+5 dBm setting			2		%

- (1) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).
- (2) To ensure margins for passing FCC band edge requirements at 2483.5 MHz, a lower than maximum output-power setting or less than 100% duty cycle may be used when operating at the upper 802.15.4 channel(s).
- (3) To ensure margins for passing FCC band edge requirements at 2483.5 MHz, a lower than maximum output-power setting or less than 100% duty cycle may be used when operating at 2480 MHz.
- (4) To ensure margins for passing FCC requirements for harmonic emission, duty cycling may be required. The CC1352P-2 LaunchPad reference design should also be reviewed as the filter provides higher attenuation of harmonics compared to the CC1352PEM-XD7793-XD24-PA24 reference design.

## 5.17 Timing and Switching Characteristics

**Table 5-1. Reset Timing**

PARAMETER	MIN	TYP	MAX	UNIT
RESET_N low duration	1			μs

**Table 5-2. Wakeup Timing**

Measured over operating free-air temperature with  $V_{DD5} = 3.0\text{ V}$  (unless otherwise noted). The times listed here do not include software overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCU, Reset to Active <sup>(1)</sup>		850	3000		μs
MCU, Shutdown to Active <sup>(1)</sup>		850	3000		μs
MCU, Standby to Active			160		μs
MCU, Active to Standby			36		μs
MCU, Idle to Active			14		μs

- (1) The wakeup time is dependent on remaining charge on VDDR capacitor when starting the device, and thus how long the device has been in Reset or Shutdown before starting up again.

### 5.17.1 Clock Specifications

**Table 5-3. 48 MHz Crystal Oscillator (XOSC\_HF)**

Measured on a Texas Instruments reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ , unless otherwise noted. <sup>(1)</sup>

	PARAMETER	MIN	TYP	MAX	UNIT
	Crystal frequency		48		MHz
ESR	Equivalent series resistance $6\text{ pF} < C_L \leq 9\text{ pF}$		20	60	$\Omega$
ESR	Equivalent series resistance $5\text{ pF} < C_L \leq 6\text{ pF}$			80	$\Omega$
$L_M$	Motional inductance, relates to the load capacitance that is used for the crystal ( $C_L$ in Farads) <sup>(2)</sup>		$< 3 \times 10^{-24} / C_L^2$		H
$C_L$	Crystal load capacitance <sup>(3)</sup>	5	7 <sup>(4)</sup>	9	pF
	Start-up time <sup>(5)</sup>		200		$\mu\text{s}$

- (1) Probing or otherwise stopping the crystal while the DC/DC converter is enabled may cause permanent damage to the device.
- (2) The crystal manufacturer's specification must satisfy this requirement for proper operation.
- (3) Adjustable load capacitance is integrated into the device. External load capacitors are required for systems targeting compliance with certain regulations. See the device errata for further details.
- (4) On-chip default connected capacitance including reference design parasitic capacitance. Connected internal capacitance is changed through software in the Customer Configuration section (CCFG).
- (5) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.

**Table 5-4. 48 MHz RC Oscillator (RCOSC\_HF)**

Measured on a Texas Instruments reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ , unless otherwise noted.

	MIN	TYP	MAX	UNIT
Frequency		48		MHz
Uncalibrated frequency accuracy		$\pm 1$		%
Calibrated frequency accuracy <sup>(1)</sup>		$\pm 0.25$		%
Start-up time		5		$\mu\text{s}$

- (1) Accuracy relative to the calibration source (XOSC\_HF)

**Table 5-5. 2 MHz RC Oscillator (RCOSC\_MF)**

Measured on a Texas Instruments reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ , unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		2		MHz
Start-up time		5		$\mu\text{s}$

**Table 5-6. 32.768 kHz Crystal Oscillator (XOSC\_LF)**

Measured on a Texas Instruments reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ , unless otherwise noted.

	MIN	TYP	MAX	UNIT
		32.768		kHz
ESR		30	100	k $\Omega$
$C_L$	6	7 <sup>(1)</sup>	12	pF

- (1) Default load capacitance using TI reference designs including parasitic capacitance. Crystals with different load capacitance may be used.

**Table 5-7. 32 kHz RC Oscillator (RCOSC\_LF)**

Measured on a Texas Instruments reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ , unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		32.8 <sup>(1)</sup>		kHz
Temperature coefficient		50		ppm/ $^\circ\text{C}$

- (1) When using RCOSC\_LF as source for the low frequency system clock (SCLK\_LF), the accuracy of the SCLK\_LF-derived Real Time Clock (RTC) can be improved by measuring RCOSC\_LF relative to XOSC\_HF and compensating for the RTC tick speed. This functionality is available through the TI-provided Power driver.

### 5.17.2 Synchronous Serial Interface (SSI) Characteristics


**Table 5-8. Synchronous Serial Interface (SSI) Characteristics**

over operating free-air temperature range (unless otherwise noted)


PARAMETER NO.	PARAMETER		MIN	TYP	MAX	UNIT
S1	$t_{clk\_per}$	SSIClk cycle time	12		65024	System Clocks <sup>(1)</sup>
S2 <sup>(2)</sup>	$t_{clk\_high}$	SSIClk high time		0.5		$t_{clk\_per}$
S3 <sup>(2)</sup>	$t_{clk\_low}$	SSIClk low time		0.5		$t_{clk\_per}$

(1) When using the TI-provided Power driver, the SSI system clock is always 48 MHz.

(2) Refer to SSI timing diagrams 图 5-1, 图 5-2, and 图 5-3.



**图 5-1. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement**



**图 5-2. SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer**






图 5-3. SSI Timing for SPI Frame Format (FRF = 00), With SPH = 1

### 5.17.3 UART

Table 5-9. UART Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
UART rate			3	MBaud

## 5.18 Peripheral Characteristics

### 5.18.1 ADC

**Table 5-10. Analog-to-Digital Converter (ADC) Characteristics**

$T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$  and voltage scaling enabled, unless otherwise noted. <sup>(1)</sup>

Performance numbers require use of offset and gain adjustments in software by TI-provided ADC drivers.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input voltage range		0		VDDS	V
	Resolution			12		Bits
	Sample Rate				200	ksps
	Offset	Internal 4.3 V equivalent reference <sup>(2)</sup>		-0.24		LSB
	Gain error	Internal 4.3 V equivalent reference <sup>(2)</sup>		7.14		LSB
	DNL <sup>(3)</sup>	Differential nonlinearity		>-1		LSB
	INL	Integral nonlinearity		±4		LSB
ENOB	Effective number of bits	Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone		9.8		Bits
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone, DC/DC enabled		9.8		
		VDDS as reference, 200 kSamples/s, 9.6 kHz input tone		10.1		
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		11.1		
		Internal reference, voltage scaling disabled, 14-bit mode, 200 kSamples/s, 300 Hz input tone <sup>(4)</sup>		11.3		
		Internal reference, voltage scaling disabled, 15-bit mode, 200 kSamples/s, 300 Hz input tone <sup>(4)</sup>		11.6		
THD	Total harmonic distortion	Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone		-65		Bits
		VDDS as reference, 200 kSamples/s, 9.6 kHz input tone		-70		
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		-72		
SINAD, SNDR	Signal-to-noise and distortion ratio	Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone		60		dB
		VDDS as reference, 200 kSamples/s, 9.6 kHz input tone		63		
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		68		
SFDR	Spurious-free dynamic range	Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone		70		dB
		VDDS as reference, 200 kSamples/s, 9.6 kHz input tone		73		
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		75		
	Conversion time	Serial conversion, time-to-output, 24 MHz clock		50		Clock Cycles
	Current consumption	Internal 4.3 V equivalent reference <sup>(2)</sup>		0.42		mA
	Current consumption	VDDS as reference		0.6		mA
	Reference voltage	Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1		4.3 <sup>(2)(5)</sup>		V
	Reference voltage	Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3 V) as follows: $V_{ref} = 4.3\text{ V} \times 1408 / 4095$		1.48		V
	Reference voltage	VDDS as reference, input voltage scaling enabled		VDDS		V
	Reference voltage	VDDS as reference, input voltage scaling disabled		VDDS / 2.82 <sup>(5)</sup>		V

(1) Using IEEE Std 1241-2010 for terminology and test methods

(2) Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3 V

(3) No missing codes

(4)  $ADC\_output = \sum(4^n \text{ samples}) \gg n$ ,  $n$  = desired extra bits

(5) Applied voltage must be within Absolute Maximum Ratings (see Section 5.1) at all times

**Table 5-10. Analog-to-Digital Converter (ADC) Characteristics (continued)**
 $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$  and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup>

Performance numbers require use of offset and gain adjustments in software by TI-provided ADC drivers.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input impedance	200 kSamples/s, voltage scaling enabled. Capacitive input, Input impedance depends on sampling frequency and sampling time		>1		M $\Omega$

## 5.18.2 DAC

**Table 5-11. Digital-to-Analog Converter (DAC) Characteristics**
 $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General Parameters</b>						
	Resolution			8		Bits
$V_{DD5}$	Supply voltage	Any load, any $V_{REF}$ , pre-charge OFF, DAC charge-pump ON	1.8		3.8	V
		External Load <sup>(1)</sup> , any $V_{REF}$ , pre-charge OFF, DAC charge-pump OFF	2.0		3.8	
		Any load, $V_{REF} = \text{DCOUP}$ L, pre-charge ON	2.6		3.8	
$F_{DAC}$	Clock frequency	Buffer ON (recommended for external load)	16		250	kHz
		Buffer OFF (internal load)	16		1000	
	Voltage output settling time	$V_{REF} = V_{DD5}$ , buffer OFF, internal load		13		$1 / F_{DAC}$
		$V_{REF} = V_{DD5}$ , buffer ON, external capacitive load = 20 pF <sup>(2)</sup>		13.8		
	External capacitive load			20	200	pF
	External resistive load		10			M $\Omega$
	Short circuit current				400	$\mu\text{A}$
$Z_{MAX}$	Max output impedance $V_{ref} = V_{DD5}$ , buffer ON, CLK 250 kHz	$V_{DD5} = 3.8\text{ V}$ , DAC charge-pump OFF		50.8		k $\Omega$
		$V_{DD5} = 3.0\text{ V}$ , DAC charge-pump ON		51.7		
		$V_{DD5} = 3.0\text{ V}$ , DAC charge-pump OFF		53.2		
		$V_{DD5} = 2.0\text{ V}$ , DAC charge-pump ON		48.7		
		$V_{DD5} = 2.0\text{ V}$ , DAC charge-pump OFF		70.2		
		$V_{DD5} = 1.8\text{ V}$ , DAC charge-pump ON		46.3		
		$V_{DD5} = 1.8\text{ V}$ , DAC charge-pump OFF		88.9		
<b>Internal Load - Continuous Time Comparator / Low Power Clocked Comparator</b>						
DNL	Differential nonlinearity	$V_{REF} = V_{DD5}$ , load = Continuous Time Comparator or Low Power Clocked Comparator $F_{DAC} = 250\text{ kHz}$		$\pm 1$		LSB <sup>(3)</sup>
	Differential nonlinearity	$V_{REF} = V_{DD5}$ , load = Continuous Time Comparator or Low Power Clocked Comparator $F_{DAC} = 16\text{ kHz}$		$\pm 1.2$		
	Offset error <sup>(4)</sup> Load = Continuous Time Comparator	$V_{REF} = V_{DD5} = 3.8\text{ V}$		$\pm 0.64$		LSB <sup>(3)</sup>
		$V_{REF} = V_{DD5} = 3.0\text{ V}$		$\pm 0.81$		
		$V_{REF} = V_{DD5} = 1.8\text{ V}$		$\pm 1.27$		
		$V_{REF} = \text{DCOUP}$ L, pre-charge ON		$\pm 3.43$		
		$V_{REF} = \text{DCOUP}$ L, pre-charge OFF		$\pm 2.88$		
		$V_{REF} = \text{ADCREF}$		$\pm 2.37$		
	Offset error <sup>(4)</sup> Load = Low Power Clocked Comparator	$V_{REF} = V_{DD5} = 3.8\text{ V}$		$\pm 0.78$		LSB <sup>(3)</sup>
		$V_{REF} = V_{DD5} = 3.0\text{ V}$		$\pm 0.77$		
		$V_{REF} = V_{DD5} = 1.8\text{ V}$		$\pm 3.46$		
		$V_{REF} = \text{DCOUP}$ L, pre-charge ON		$\pm 3.44$		
		$V_{REF} = \text{DCOUP}$ L, pre-charge OFF		$\pm 4.70$		
		$V_{REF} = \text{ADCREF}$		$\pm 4.11$		
	Max code output voltage variation <sup>(4)</sup> Load = Continuous Time Comparator	$V_{REF} = V_{DD5} = 3.8\text{ V}$		$\pm 1.53$		LSB <sup>(3)</sup>
		$V_{REF} = V_{DD5} = 3.0\text{ V}$		$\pm 1.71$		
		$V_{REF} = V_{DD5} = 1.8\text{ V}$		$\pm 2.10$		
		$V_{REF} = \text{DCOUP}$ L, pre-charge ON		$\pm 6.00$		
		$V_{REF} = \text{DCOUP}$ L, pre-charge OFF		$\pm 3.85$		
		$V_{REF} = \text{ADCREF}$		$\pm 5.84$		

(1) Keysight 34401A Multimeter

(2) A load &gt; 20 pF will increase the settling time

(3) 1 LSB ( $V_{REF} = 3.8\text{ V}/3.0\text{ V}/1.8\text{ V}/\text{DCOUP}/\text{ADCREF}$ ) = 14.10 mV/11.13 mV/6.68 mV/4.67 mV/5.48 mV

(4) Includes comparator offset

**Table 5-11. Digital-to-Analog Converter (DAC) Characteristics (continued)**
 $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Max code output voltage variation <sup>(4)</sup> Load = Low Power Clocked Comparator		$V_{REF} = V_{DD5} = 3.8\text{ V}$		±2.92		LSB <sup>(3)</sup>
		$V_{REF} = V_{DD5} = 3.0\text{ V}$		±3.06		
		$V_{REF} = V_{DD5} = 1.8\text{ V}$		±3.91		
		$V_{REF} = \text{DCOUP}, \text{pre-charge ON}$		±7.84		
		$V_{REF} = \text{DCOUP}, \text{pre-charge OFF}$		±4.06		
		$V_{REF} = \text{ADCREFL}$		±6.94		
Output voltage range <sup>(4)</sup> Load = Continuous Time Comparator		$V_{REF} = V_{DD5} = 3.8\text{ V}$ , code 1		0.03		V
		$V_{REF} = V_{DD5} = 3.8\text{ V}$ , code 255		3.62		
		$V_{REF} = V_{DD5} = 3.0\text{ V}$ , code 1		0.02		
		$V_{REF} = V_{DD5} = 3.0\text{ V}$ , code 255		2.86		
		$V_{REF} = V_{DD5} = 1.8\text{ V}$ , code 1		0.01		
		$V_{REF} = V_{DD5} = 1.8\text{ V}$ , code 255		1.71		
		$V_{REF} = \text{DCOUP}, \text{pre-charge OFF}$ , code 1		0.01		
		$V_{REF} = \text{DCOUP}, \text{pre-charge OFF}$ , code 255		1.21		
		$V_{REF} = \text{DCOUP}, \text{pre-charge ON}$ , code 1		1.27		
		$V_{REF} = \text{DCOUP}, \text{pre-charge ON}$ , code 255		2.46		
		$V_{REF} = \text{ADCREFL}$ , code 1		0.01		
		$V_{REF} = \text{ADCREFL}$ , code 255		1.41		
		Output voltage range <sup>(4)</sup> Load = Low Power Clocked Comparator		$V_{REF} = V_{DD5} = 3.8\text{ V}$ , code 1		
$V_{REF} = V_{DD5} = 3.8\text{ V}$ , code 255				3.61		
$V_{REF} = V_{DD5} = 3.0\text{ V}$ , code 1				0.02		
$V_{REF} = V_{DD5} = 3.0\text{ V}$ , code 255				2.85		
$V_{REF} = V_{DD5} = 1.8\text{ V}$ , code 1				0.01		
$V_{REF} = V_{DD5} = 1.8\text{ V}$ , code 255				1.71		
$V_{REF} = \text{DCOUP}, \text{pre-charge OFF}$ , code 1				0.01		
$V_{REF} = \text{DCOUP}, \text{pre-charge OFF}$ , code 255				1.21		
$V_{REF} = \text{DCOUP}, \text{pre-charge ON}$ , code 1				1.27		
$V_{REF} = \text{DCOUP}, \text{pre-charge ON}$ , code 255				2.46		
$V_{REF} = \text{ADCREFL}$ , code 1				0.01		
$V_{REF} = \text{ADCREFL}$ , code 255				1.41		
<b>External Load (Keysight 34401A Multimeter)</b>						
INL	Integral nonlinearity	$V_{REF} = V_{DD5}$ , $F_{DAC} = 250\text{ kHz}$		±1		LSB <sup>(3)</sup>
		$V_{REF} = \text{DCOUP}$ , $F_{DAC} = 250\text{ kHz}$		±1		
		$V_{REF} = \text{ADCREFL}$ , $F_{DAC} = 250\text{ kHz}$		±1		
DNL	Differential nonlinearity	$V_{REF} = V_{DD5}$ , $F_{DAC} = 250\text{ kHz}$		±1		LSB <sup>(3)</sup>
Offset error		$V_{REF} = V_{DD5} = 3.8\text{ V}$		±0.20		LSB <sup>(3)</sup>
		$V_{REF} = V_{DD5} = 3.0\text{ V}$		±0.25		
		$V_{REF} = V_{DD5} = 1.8\text{ V}$		±0.45		
		$V_{REF} = \text{DCOUP}, \text{pre-charge ON}$		±1.55		
		$V_{REF} = \text{DCOUP}, \text{pre-charge OFF}$		±1.30		
		$V_{REF} = \text{ADCREFL}$		±1.10		
Max code output voltage variation		$V_{REF} = V_{DD5} = 3.8\text{ V}$		±0.60		LSB <sup>(3)</sup>
		$V_{REF} = V_{DD5} = 3.0\text{ V}$		±0.55		
		$V_{REF} = V_{DD5} = 1.8\text{ V}$		±0.60		
		$V_{REF} = \text{DCOUP}, \text{pre-charge ON}$		±3.45		
		$V_{REF} = \text{DCOUP}, \text{pre-charge OFF}$		±2.10		
		$V_{REF} = \text{ADCREFL}$		±1.90		

**Table 5-11. Digital-to-Analog Converter (DAC) Characteristics (continued)**

$T_c = 25\text{ }^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output voltage range Load = Low Power Clocked Comparator	$V_{REF} = V_{DD5} = 3.8\text{ V}$ , code 1		0.03		V
	$V_{REF} = V_{DD5} = 3.8\text{ V}$ , code 255		3.61		
	$V_{REF} = V_{DD5} = 3.0\text{ V}$ , code 1		0.02		
	$V_{REF} = V_{DD5} = 3.0\text{ V}$ , code 255		2.85		
	$V_{REF} = V_{DD5} = 1.8\text{ V}$ , code 1		0.02		
	$V_{REF} = V_{DD5} = 1.8\text{ V}$ , code 255		1.71		
	$V_{REF} = \text{DCOUPPL}$ , pre-charge OFF, code 1		0.02		
	$V_{REF} = \text{DCOUPPL}$ , pre-charge OFF, code 255		1.20		
	$V_{REF} = \text{DCOUPPL}$ , pre-charge ON, code 1		1.27		
	$V_{REF} = \text{DCOUPPL}$ , pre-charge ON, code 255		2.46		
	$V_{REF} = \text{ADCREF}$ , code 1		0.02		
	$V_{REF} = \text{ADCREF}$ , code 255		1.42		

### 5.18.3 Temperature and Battery Monitor

**Table 5-12. Temperature Sensor**

Measured on a Texas Instruments reference design with  $T_c = 25\text{ }^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			2		$^\circ\text{C}$
Accuracy	-40 $^\circ\text{C}$ to 0 $^\circ\text{C}$		$\pm 4.0$		$^\circ\text{C}$
Accuracy	0 $^\circ\text{C}$ to 85 $^\circ\text{C}$		$\pm 2.5$		$^\circ\text{C}$
Supply voltage coefficient <sup>(1)</sup>			3.6		$^\circ\text{C}/\text{V}$

(1) The temperature sensor is automatically compensated for VDDS variation when using the TI-provided driver.

**Table 5-13. Battery Monitor**

Measured on a Texas Instruments reference design with  $T_c = 25\text{ }^\circ\text{C}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			25		mV
Range		1.8		3.8	V
Integral nonlinearity (max)			23		mV
Accuracy	VDDS = 3.0 V		22.5		mV
Offset error			-32		mV
Gain error			-1		%

## 5.18.4 Comparators

**Table 5-14. Continuous Time Comparator**

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range <sup>(1)</sup>		0		$V_{\text{DDS}}$	V
Offset	Measured at $V_{\text{DDS}} / 2$		$\pm 5$		mV
Decision time	Step from $-10\text{ mV}$ to $10\text{ mV}$		0.78		$\mu\text{s}$
Current consumption	Internal reference		8.6		$\mu\text{A}$

(1) The input voltages can be generated externally and connected throughout I/Os or an internal reference voltage can be generated using the DAC

**Table 5-15. Low-Power Clocked Comparator**

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		0		$V_{\text{DDS}}$	V
Clock frequency			SCLK_LF		
Internal reference voltage <sup>(1)</sup>	Using internal DAC with $V_{\text{DDS}}$ as reference voltage, DAC code = 0 - 255		0.024 - 2.865		V
Offset	Measured at $V_{\text{DDS}} / 2$ , includes error from internal DAC		$\pm 5$		mV
Decision time	Step from $-50\text{ mV}$ to $50\text{ mV}$		1		Clock Cycle

(1) The comparator can use an internal 8 bits DAC as its reference. The DAC output voltage range depends on the reference voltage selected. See [Table 5-11](#)

## 5.18.5 Current Source

**Table 5-16. Programmable Current Source**

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current source programmable output range (logarithmic range)			0.25 - 20		$\mu\text{A}$
Resolution			0.25		$\mu\text{A}$



## 5.18.6 GPIO

**Table 5-17. GPIO DC Characteristics**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>T<sub>A</sub> = 25 °C, V<sub>DD5</sub> = 1.8 V</b>					
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only		1.56		V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only		0.24		V
GPIO VOH at 4 mA load	IOCURR = 1		1.59		V
GPIO VOL at 4 mA load	IOCURR = 1		0.21		V
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V		73		μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDD5		19		μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as 0 → 1		1.08		V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as 1 → 0		0.73		V
GPIO input hysteresis	IH = 1, difference between 0 → 1 and 1 → 0 points		0.35		V
<b>T<sub>A</sub> = 25 °C, V<sub>DD5</sub> = 3.0 V</b>					
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only		2.59		V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only		0.42		V
GPIO VOH at 4 mA load	IOCURR = 1		2.63		V
GPIO VOL at 4 mA load	IOCURR = 1		0.40		V
<b>T<sub>A</sub> = 25 °C, V<sub>DD5</sub> = 3.8 V</b>					
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V		282		μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDD5		110		μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as 0 → 1		1.97		V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as 1 → 0		1.55		V
GPIO input hysteresis	IH = 1, difference between 0 → 1 and 1 → 0 points		0.42		V
<b>T<sub>A</sub> = 25 °C</b>					
VIH	Lowest GPIO input voltage reliably interpreted as a <i>High</i>	0.8*V <sub>DD5</sub>			V
VIL	Highest GPIO input voltage reliably interpreted as a <i>Low</i>	0.2*V <sub>DD5</sub>			V

## 5.19 Typical Characteristics

All measurements in this section are done with  $T_c = 25\text{ }^\circ\text{C}$  and  $V_{\text{DDS}} = 3.0\text{ V}$ , unless otherwise noted. See *Recommended Operating Conditions*, [Section 5.3](#), for device limits. Values exceeding these limits are for reference only.

### 5.19.1 MCU Current




图 5-4. Active Mode (MCU) Current vs. Supply Voltage (VDDS)

**Standby Current vs. Temperature**  
 80 kB RAM Retention, no Cache Retention, RTC On  
 SCLK\_LF = 32 kHz XOSC




图 5-5. Standby Mode (MCU) Current vs. Temperature

**Standby Current vs. Temperature**  
 80 kB RAM Retention, no Cache Retention, RTC On  
 SCLK\_LF = 32 kHz XOSC VDDS = 3.6 V




图 5-6. Standby Mode (MCU) Current vs. Temperature (VDDS = 3.6 V)

5.19.2 RX Current

**RX Current vs. Temperature**  
50 kbps, 868.3 MHz




图 5-7. RX Current vs. Temperature (50 kbps, 868.3 MHz)

**RX Current vs. Temperature**  
50 kbps, 868.3 MHz, VDD5 = 3.6 V




图 5-8. RX Current vs. Temperature (50 kbps, 868.3 MHz, VDD5 = 3.6 V)

### RX Current vs. Temperature BLE 1 Mbps, 2.44 GHz




图 5-9. RX Current vs. Temperature (BLE 1 Mbps, 2.44 GHz)

### RX Current vs. VDDS 50 kbps, 868.3 MHz




图 5-10. RX Current vs. Supply Voltage (VDDS) (50 kbps, 868.3 MHz)

### RX Current vs. VDD5 BLE 1 Mbps, 2.44 GHz




图 5-11. RX Current vs. Supply Voltage (VDD5) (BLE 1 Mbps, 2.44 GHz)

5.19.3 TX Current

**TX Current vs. Temperature**

50 kbps, 868.3 MHz, +10 dBm




图 5-12. TX Current vs. Temperature (50 kbps, 868.3 MHz)

**TX Current vs. Temperature**

50 kbps, 868.3 MHz, +10 dBm, VDD5 = 3.6 V




图 5-13. TX Current vs. Temperature (50 kbps, 868.3 MHz, VDD5 = 3.6 V)

### TX Current vs. Temperature

50 kbps, 915 MHz, +20 dBm PA, VDDS = 3.3 V




图 5-14. TX Current vs. Temperature (50 kbps, 915 MHz, VDDS = 3.3 V)

### TX Current vs. Temperature

BLE 1 Mbps, 2.44 GHz, 0 dBm




图 5-15. TX Current vs. Temperature (BLE 1 Mbps, 2.44 GHz)



### TX Current vs. Temperature

BLE 1 Mbps, 2.44 GHz, +20 dBm PA, VDD5 = 3.3 V




图 5-16. TX Current vs. Temperature (BLE 1 Mbps, 2.44 GHz, VDD5 = 3.3 V)

### TX Current vs. VDD5

50 kbps, 868.3 MHz, +10 dBm




图 5-17. TX Current vs. Supply Voltage (VDD5) (50 kbps, 868.3 MHz)

### TX Current vs. VDDS 50 kbps, 915 MHz, +20 dBm PA




图 5-18. TX Current vs. Supply Voltage (VDDS) (50 kbps, 915 MHz)

### TX Current vs. VDDS BLE 1 Mbps, 2.44 GHz, 0 dBm




图 5-19. TX Current vs. Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz)

### TX Current vs. VDD5 BLE 1 Mbps, 2.44 GHz, +20 dBm PA




图 5-20. TX Current vs. Supply Voltage (VDD5) (BLE 1 Mbps, 2.44 GHz, +20 dBm PA)

表 5-18 和 表 5-19 显示典型 TX 电流和输出功率对于不同输出功率设置。

**表 5-18. Typical TX Current and Output Power (915 MHz, VDD5 = 3.6 V)**

CC1352P at 915 MHz, VDD5 = 3.6 V (Measured on CC1352PEM-XD7793-XD24-PA9093)			
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]
0x013F	14	12.8	23
0xB224	12.5	11.1	16.7
0xA410	12	10.8	15.8
0x669A	11	9.8	14.4
0x3E92	10	8.9	13.2
0x3EDC	9	8.1	12.5
0x2CD8	8	7.3	11.8
0x26D4	7	6	10.8
0x20D1	6	4.9	10
0x1CCE	5	3.2	9.2
0x16CD	4	2.8	8.9
0x14CB	3	1.1	8.2
0x12CA	2	0.2	7.9
0x12C9	1	-0.7	7.6
0x10C8	0	-1.8	7.2
0x0AC4	-5	-8.6	5.8
0x0AC2	-10	-15	5.1
0x06C1	-15	-19.6	4.8
0x04C0	-20	-24.6	4.6

**表 5-19. Typical TX Current and Output Power (2.4 GHz, VDD5 = 3.0 V)**

CC1352P at 2.4 GHz, VDD5 = 3.0 V (Measured on CC1352PEM-XD7793-XD24-PA24)			
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]
0x7217	5	3.1	8.7
0x4E63	4	1.8	8.2
0x385D	3	0.5	7.7
0x3259	2	-0.7	7.3
0x2856	1	-1.8	6.9
0x2853	0	-3.1	6.6
0x12D6	-5	-7.7	5.8
0x0ACF	-10	-12.6	5.3
0x06CA	-15	-17.9	4.9
0x04C6	-20	-23.6	4.7

5.19.4 RX Performance

Sensitivity vs. Frequency  
50 kbps




图 5-21. Sensitivity vs. Frequency (50 kbps, 868 MHz)

Sensitivity vs. Frequency  
50 kbps




图 5-22. Sensitivity vs. Frequency (50 kbps, 915 MHz)

### Sensitivity vs. Frequency BLE 1 Mbps, 2.44 GHz




图 5-23. Sensitivity vs. Frequency (BLE 1 Mbps, 2.44 GHz)

### Sensitivity vs. Frequency IEEE 802.15.4 (OQPSK DSSS1:8, 250 kbps)




图 5-24. Sensitivity vs. Frequency (250 kbps, 2.44 GHz)

### Sensitivity vs. Temperature 50 kbps, 868.3 MHz




图 5-25. Sensitivity vs. Temperature (50 kbps, 868.3 MHz)

### Sensitivity vs. Temperature BLE 1 Mbps, 2.44 GHz




图 5-26. Sensitivity vs. Temperature (BLE 1 Mbps, 2.44 GHz)




图 5-27. Sensitivity vs. Temperature (250 kbps, 2.44 GHz)




图 5-28. Sensitivity vs. Supply Voltage (VDDS) (50 kbps, 868.3 MHz)



### Sensitivity vs. VDDS BLE 1 Mbps, 2.44 GHz




图 5-29. Sensitivity vs. Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz)

### Sensitivity vs. VDDS BLE 1 Mbps, 2.44 GHz, DCDC Off




图 5-30. Sensitivity vs. Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz, DCDC Off)




图 5-31. Sensitivity vs. Supply Voltage (VDD5) (250 kbps, 2.44 GHz)




图 5-32. Selectivity vs. Frequency Offset (50 kbps, 868.3 MHz)

5.19.5 TX Performance

**Output Power vs. Temperature**  
50 kbps, 868.3 MHz, +14 dBm




图 5-33. Output Power vs. Temperature (50 kbps, 868.3 MHz)

**Output Power vs. Temperature**  
50 kbps, 915 MHz, +20 dBm PA, VDDS = 3.3 V




图 5-34. Output Power vs. Temperature (50 kbps, 915 MHz)

### Output Power vs. Temperature BLE 1 Mbps, 2.44 GHz, 0 dBm




图 5-35. Output Power vs. Temperature (BLE 1 Mbps, 2.44 GHz)

### Output Power vs. Temperature BLE 1 Mbps, 2.44 GHz, +5 dBm




图 5-36. Output Power vs. Temperature (BLE 1 Mbps, 2.44 GHz, +5 dBm)

**Output Power vs. Temperature**  
BLE 1 Mbps, 2.44 GHz, +20 dBm PA, VDD5 = 3.3 V




图 5-37. Output Power vs. Temperature (BLE 1 Mbps, 2.44 GHz, +20 dBm PA)

**Output Power vs. VDD5**  
50 kbps, 868.3 MHz, +14 dBm




图 5-38. Output Power vs. Supply Voltage (VDD5) (50 kbps, 868.3 MHz)

### Output Power vs. VDD5

50 kbps, 915 MHz, +20 dBm PA




图 5-39. Output Power vs. Supply Voltage (VDD5) (50 kbps, 915 MHz)

### Output Power vs. VDD5

BLE 1 Mbps, 2.44 GHz, 0 dBm




图 5-40. Output Power vs. Supply Voltage (VDD5) (BLE 1 Mbps, 2.44 GHz)

### Output power vs. VDD5

BLE 1 Mbps, 2.44 GHz, +5 dBm




图 5-41. Output Power vs. Supply Voltage (VDD5) (BLE 1 Mbps, 2.44 GHz, +5 dBm)

### Output power vs. VDD5

BLE 1 Mbps, 2.44 GHz, +20 dBm PA




图 5-42. Output Power vs. Supply Voltage (VDD5) (BLE 1 Mbps, 2.44 GHz, +20 dBm PA)

### Output Power vs. Frequency 50 kbps, +14 dBm




图 5-43. Output Power vs. Frequency (50 kbps, 868 MHz)

### Output Power vs. Frequency 50 kbps, +14 dBm




图 5-44. Output Power vs. Frequency (50 kbps, 915 MHz)



### Output Power vs. Frequency 50 kbps, +20 dBm PA, VDDS = 3.3 V




图 5-45. Output Power vs. Frequency (50 kbps, 915 MHz, VDDS = 3.3 V)

### Output Power vs. Frequency BLE 1 Mbps, 2.44 GHz, 0 dBm




图 5-46. Output Power vs. Frequency (BLE 1 Mbps, 2.44 GHz)

### Output Power vs. Frequency BLE 1 Mbps, 2.44 GHz, +5 dBm




图 5-47. Output Power vs. Frequency (BLE 1 Mbps, 2.44 GHz, +5 dBm)

### Output Power vs. Frequency BLE 1 Mbps, +20 dBm PA, VDDS = 3.3 V




图 5-48. Output Power vs. Frequency (BLE 1 Mbps, 2.44 GHz, +20 dBm PA)

### 5.19.6 ADC Performance

#### ENOB vs. Input Frequency




图 5-49. ENOB vs. Input Frequency

#### ENOB vs. Sampling Frequency

$V_{in} = 3.0\text{ V}$  Sine wave, Internal reference,  
 $F_{in} = F_s / 10$




图 5-50. ENOB vs. Sampling Frequency

### INL vs. ADC Code

Vin = 3.0 V Sine wave, Internal reference,  
200 kSamples/s




图 5-51. INL vs.  
ADC Code

### DNL vs. ADC Code

Vin = 3.0 V Sine wave, Internal reference,  
200 kSamples/s





图 5-52. DNL vs.  
ADC Code

### ADC Accuracy vs. Temperature

V<sub>in</sub> = 1 V, Internal reference,  
200 kSamples/s




D066

图 5-53. ADC Accuracy vs. Temperature

### ADC Accuracy vs. VDD5

V<sub>in</sub> = 1 V, Internal reference,  
200 kSamples/s



D067

图 5-54. ADC Accuracy vs. Supply Voltage (VDD5)

## 6 Detailed Description

### 6.1 Overview

[Section 1.4](#) shows the core modules of the CC1352P device.

### 6.2 System CPU

The CC1352P SimpleLink™ Wireless MCU contains an Arm® Cortex®-M4F system CPU, which runs the application and the higher layers of radio protocol stacks.

The system CPU is the foundation of a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

Its features include the following:

- ARMv7-M architecture optimized for small-footprint embedded applications
- Arm Thumb®-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit Arm core in a compact memory size
- Fast code execution permits increased sleep mode time
- Deterministic, high-performance interrupt handling for time-critical applications
- Single-cycle multiply instruction and hardware divide
- Hardware division and fast digital-signal-processing oriented multiply accumulate
- Saturating arithmetic for signal processing
- IEEE 754-compliant single-precision Floating Point Unit (FPU)
- Memory Protection Unit (MPU) for safety-critical applications
- Full debug with data matching for watchpoint generation
  - Data Watchpoint and Trace Unit (DWT)
  - JTAG Debug Access Port (DAP)
  - Flash Patch and Breakpoint Unit (FPB)
- Trace support reduces the number of pins required for debugging and tracing
  - Instrumentation Trace Macrocell Unit (ITM)
  - Trace Port Interface Unit (TPIU) with asynchronous serial wire output (SWO)
- Optimized for single-cycle flash memory access
- Tightly connected to 8-KB 4-way random replacement cache for minimal active power consumption and wait states
- Ultra-low-power consumption with integrated sleep modes
- 48 MHz operation
- 1.25 DMIPS per MHz

### 6.3 Radio (RF Core)

The RF Core is a highly flexible and future proof radio module which contains an Arm Cortex-M0 processor that interfaces the analog RF and base-band circuitry, handles data to and from the system CPU side, and assembles the information bits in a given packet structure. The RF core offers a high level, command-based API to the main CPU that configurations and data are passed through. The Arm Cortex-M0 processor is not programmable by customers and is interfaced through the TI-provided RF driver that is included with the SimpleLink Software Development Kit (SDK).

The RF core can autonomously handle the time-critical aspects of the radio protocols, thus offloading the main CPU, which reduces power and leaves more resources for the user application. Several signals are also available to control external circuitry such as RF switches or range extenders autonomously.

Dual-band and multiprotocol solutions are enabled through time-sliced access of the radio, handled transparently for the application through the TI-provided RF driver and dual-mode manager.

The various physical layer radio formats are partly built as a software defined radio where the radio behavior is either defined by radio ROM contents or by non-ROM radio formats delivered in form of firmware patches with the SimpleLink SDKs. This allows the radio platform to be updated for support of future versions of standards even with over-the-air (OTA) updates while still using the same silicon.

---

#### 注

Not all combinations of features, frequencies, data rates, and modulation formats described in this chapter are supported. Over time, TI can enable new physical radio formats (PHYs) for the device and provides performance numbers for selected PHYs in the data sheet. Supported radio formats for a specific device, including optimized settings to use with the TI RF driver, are included in the [SmartRF Studio](#) tool with performance numbers of selected formats found in [Section 5](#).

---

### 6.3.1 Proprietary Radio Formats

The CC1352P radio can support a wide range of physical radio formats through a set of hardware peripherals combined with firmware available in the device ROM, covering various customer needs for optimizing towards parameters such as speed or sensitivity. This allows great flexibility in tuning the radio both to work with legacy protocols as well as customizing the behavior for specific application needs.

表 6-1 gives a simplified overview of features of the various radio formats available in ROM. Other radio formats may be available in the form of radio firmware patches or programs through the Software Development Kit (SDK) and may combine features in a different manner, as well as add other features.

**表 6-1. Feature Support**

Feature	Main 2-(G)FSK Mode	High Data Rates	Low Data Rates	SimpleLink™ Long Range
Programmable preamble, sync word and CRC	Yes	Yes	Yes	No
Programmable receive bandwidth	Yes	Yes	Yes (down to 4 kHz)	Yes
Data / Symbol rate <sup>(1)</sup>	20 to 1000 kbps	≤ 2 Msps	≤ 100 ksps	≤ 20 ksps
Modulation format	2-(G)FSK	2-(G)FSK 4-(G)FSK	2-(G)FSK 4-(G)FSK	2-(G)FSK
Dual Sync Word	Yes	Yes	No	No
Carrier Sense <sup>(2)(3)</sup>	Yes	No	No	No
Preamble Detection <sup>(3)</sup>	Yes	Yes	Yes	No
Data Whitening	Yes	Yes	Yes	Yes
Digital RSSI	Yes	Yes	Yes	Yes
CRC filtering	Yes	Yes	Yes	Yes
Direct-sequence spread spectrum (DSSS)	No	No	No	1:2 1:4 1:8
Forward error correction (FEC)	No	No	No	Yes
Link Quality Indicator (LQI)	Yes	Yes	Yes	Yes

- (1) Data rates are only indicative. Data rates outside this range may also be supported. For some specific combinations of settings, a smaller range might be supported.
- (2) Carrier Sense can be used to implement HW-controlled listen-before-talk (LBT) and Clear Channel Assessment (CCA) for compliance with such requirements in regulatory standards. This is available through the CMD\_PROP\_CS radio API.
- (3) Carrier Sense and Preamble Detection can be used to implement sniff modes where the radio is duty cycled to save power.



### 6.3.2 *Bluetooth 5 low energy*

The RF Core offers full support for Bluetooth 5 low energy, including the high-speed 2-Mbps physical layer and the 500-kbps and 125-kbps long range PHYs (Coded PHY) through the TI provided Bluetooth 5 stack or through a high-level Bluetooth API. The Bluetooth 5 PHY and part of the controller are in radio and system ROM, providing significant savings in memory usage and more space available for applications.

The new high-speed mode allows data transfers up to 2 Mbps, twice the speed of Bluetooth 4.2 and five times the speed of Bluetooth 4.0, without increasing power consumption. In addition to faster speeds, this mode offers significant improvements for energy efficiency and wireless coexistence with reduced radio communication time.

Bluetooth 5 also enables unparalleled flexibility for adjustment of speed and range based on application needs, which capitalizes on the high-speed or long-range modes respectively. Data transfers are now possible at 2 Mbps, enabling development of applications using voice, audio, imaging, and data logging that were not previously an option using Bluetooth low energy. With high-speed mode, existing applications deliver faster responses, richer engagement, and longer battery life. Bluetooth 5 enables fast, reliable firmware updates.

### 6.3.3 *802.15.4 (Thread, Zigbee, 6LoWPAN)*

Through a dedicated IEEE radio API, the RF Core supports the 2.4-GHz IEEE 802.15.4-2011 physical layer (2 Mcps per second Offset-QPSK with DSSS 1:8), used in Thread, Zigbee, and 6LoWPAN protocols. The 802.15.4 PHY and MAC are in radio and system ROM. TI also provides royalty-free protocol stacks for Thread and Zigbee as part of the SimpleLink SDK, enabling a robust end-to-end solution.

## 6.4 Memory

The up to 352-KB nonvolatile (Flash) memory provides storage for code and data. The flash memory is in-system programmable and erasable. The last flash memory sector must contain a Customer Configuration section (CCFG) that is used by boot ROM and TI provided drivers to configure the device. This configuration is done through the `cfg.c` source file that is included in all TI provided examples.

The ultra-low leakage system static RAM (SRAM) is split into up to five 16-KB blocks and can be used for both storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by default and included in Standby mode power consumption numbers. Parity checking for detection of bit errors in memory is built-in, which reduces chip-level soft errors and thereby increases reliability. System SRAM is always initialized to zeroes upon code execution from boot.

To improve code execution speed and lower power when executing code from nonvolatile memory, a 4-way nonassociative 8-KB cache is enabled by default to cache and prefetch instructions read by the system CPU. The cache can be used as a general-purpose RAM by enabling this feature in the Customer Configuration Area (CCFG).

There is a 4-KB ultra-low leakage SRAM available for use with the Sensor Controller Engine which is typically used for storing Sensor Controller programs, data and configuration parameters. This RAM is also accessible by the system CPU. The Sensor Controller RAM is not cleared to zeroes between system resets.

The ROM includes a TI-RTOS kernel and low-level drivers, as well as significant parts of selected radio stacks, which frees up flash memory for the application. The ROM also contains a serial (SPI and UART) bootloader that can be used for initial programming of the device.

## 6.5 Sensor Controller

The Sensor Controller contains circuitry that can be selectively enabled in both Standby and Active power modes. The peripherals in this domain can be controlled by the Sensor Controller Engine, which is a proprietary power-optimized CPU. This CPU can read and monitor sensors or perform other tasks autonomously; thereby significantly reducing power consumption and offloading the system CPU.

The Sensor Controller Engine is user programmable with a simple programming language that has syntax similar to C. This programmability allows for sensor polling and other tasks to be specified as sequential algorithms rather than static configuration of complex peripheral modules, timers, DMA, register programmable state machines, or event routing.

The main advantages are:

- Flexibility - data can be read and processed in unlimited manners while still [ensuring ultra-low power](#)
- 2 MHz low-power mode enables lowest possible handling of digital sensors
- Dynamic reuse of hardware resources
- 40-bit accumulator supporting multiplication, addition and shift
- Observability and debugging options

[Sensor Controller Studio](#) is used to write, test, and debug code for the Sensor Controller. The tool produces C driver source code, which the System CPU application uses to control and exchange data with the Sensor Controller. Typical use cases may be (but are not limited to) the following:

- Read analog sensors using integrated ADC or comparators
- Interface digital sensors using GPIOs, SPI, UART, or I<sup>2</sup>C (UART and I<sup>2</sup>C are bit-banged)
- Capacitive sensing
- Waveform generation
- Very low-power pulse counting (flow metering)
- Key scan

The peripherals in the Sensor Controller include the following:

- The low-power clocked comparator can be used to wake the system CPU from any state in which the comparator is active. A configurable internal reference DAC can be used in conjunction with the comparator. The output of the comparator can also be used to trigger an interrupt or the ADC.
- Capacitive sensing functionality is implemented through the use of a constant current source, a time-to-digital converter, and a comparator. The continuous time comparator in this block can also be used as a higher-accuracy alternative to the low-power clocked comparator. The Sensor Controller takes care of baseline tracking, hysteresis, filtering, and other related functions when these modules are used for capacitive sensing.
- The ADC is a 12-bit, 200-ksamples/s ADC with eight inputs and a built-in voltage reference. The ADC can be triggered by many different sources including timers, I/O pins, software, and comparators.
- The analog modules can connect to up to eight different GPIOs
- Dedicated SPI master with up to 6 MHz clock speed

The peripherals in the Sensor Controller can also be controlled from the main application processor.

## 6.6 Cryptography

The CC1352P device comes with a wide set of modern cryptography-related hardware accelerators, drastically reducing code footprint and execution time for cryptographic operations. It also has the benefit of being lower power and improves availability and responsiveness of the system because the cryptography operations runs in a background hardware thread.

Together with a large selection of open-source cryptography libraries provided with the Software Development Kit (SDK), this allows for secure and future proof IoT applications to be easily built on top of the platform. The hardware accelerator modules are:

- **True Random Number Generator (TRNG)** module provides a true, nondeterministic noise source for the purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear-combinatorial circuit.
- **Secure Hash Algorithm 2 (SHA-2)** with support for SHA224, SHA256, SHA384, and SHA512
- **Advanced Encryption Standard (AES)** with 128 and 256 bit key lengths
- **Public Key Accelerator** - Hardware accelerator supporting mathematical operations needed for elliptic curves up to 512 bits and RSA key pair generation up to 1024 bits.

Through use of these modules and the TI provided cryptography drivers, the following capabilities are available for an application or stack:

- **Key Agreement Schemes**
  - Elliptic curve Diffie–Hellman with static or ephemeral keys (ECDH and ECDHE)
  - Elliptic curve Password Authenticated Key Exchange by Juggling (ECJ-PAKE)
- **Signature Generation**
  - Elliptic curve Diffie-Hellman Digital Signature Algorithm (ECDSA)
- **Curve Support**
  - Short Weierstrass form (full hardware support), such as:
    - NIST-P224, NIST-P256, NIST-P384, NIST-P521
    - Brainpool-256R1, Brainpool-384R1, Brainpool-512R1
    - secp256r1
  - Montgomery form (hardware support for multiplication), such as:
    - Curve25519
- **SHA2 based MACs**
  - HMAC with SHA224, SHA256, SHA384, or SHA512
- Block cipher mode of operation
  - AESCCM
  - AESGCM
  - AESECB
  - AESCBC
  - AESCBC-MAC
- **True random number generation**

Other capabilities, such as RSA encryption and signatures as well as Edwards type of elliptic curves such as Curve1174 or Ed25519, can also be implemented using the provided hardware accelerators but are not part of the TI SimpleLink SDK for the CC1352P device.

## 6.7 Timers

A large selection of timers are available as part of the CC1352P device. These timers are:

- **Real-Time Clock (RTC)**

A 70-bit 3-channel timer running on the 32 kHz low frequency system clock (SCLK\_LF). This timer is available in all power modes except Shutdown. The timer can be calibrated to compensate for frequency drift when using the LF RCOSC as the low frequency system clock. If an external LF clock with frequency different from 32.768 kHz is used, the RTC tick speed can be adjusted to compensate for this. When using TI-RTOS, the RTC is used as the base timer in the operating system and should thus only be accessed through the kernel APIs such as the Clock module. The real time clock can also be read by the Sensor Controller Engine to timestamp sensor data and also has dedicated capture channels. By default, the RTC halts when a debugger halts the device.

- **General Purpose Timers (GPTIMER)**

The four flexible GPTIMERS can be used as either 4× 32 bit timers or 8× 16 bit timers, all running on up to 48 MHz. Each of the 16- or 32-bit timers support a wide range of features such as one-shot or periodic counting, pulse width modulation (PWM), time counting between edges and edge counting. The inputs and outputs of the timer are connected to the device event fabric, which allows the timers to interact with signals such as GPIO inputs, other timers, DMA and ADC. The GPTIMERS are available in Active and Idle power modes.

- **Sensor Controller Timers**

The Sensor Controller contains 3 timers:

AUX Timer 0 and 1 are 16-bit timers with a  $2^N$  prescaler. Timers can either increment on a clock or on each edge of a selected tick source. Both one-shot and periodical timer modes are available.

AUX Timer 2 is a 16-bit timer that can operate at 24 MHz, 2 MHz or 32 kHz independent of the Sensor Controller functionality. There are 4 capture or compare channels, which can be operated in one-shot or periodical modes. The timer can be used to generate events for the Sensor Controller Engine or the ADC, as well as for PWM output or waveform generation.

- **Radio Timer**

A multichannel 32-bit timer running at 4 MHz is available as part of the device radio. The radio timer is typically used as the timing base in wireless network communication using the 32-bit timing word as the network time. The radio timer is synchronized with the RTC by using a dedicated radio API when the device radio is turned on or off. This ensures that for a network stack, the radio timer seems to always be running when the radio is enabled. The radio timer is in most cases used indirectly through the trigger time fields in the radio APIs and should only be used when running the accurate 48 MHz high frequency crystal is the source of SCLK\_HF.

- **Watchdog timer**

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. It is typically used to generate an interrupt to and reset of the device for the case where periodic monitoring of the system components and tasks fails to verify proper functionality. The watchdog timer runs on a 1.5 MHz clock rate and cannot be stopped once enabled. The watchdog timer pauses to run in Standby power mode and when a debugger halts the device.

## 6.8 Serial Peripherals and I/O

The SSIs are synchronous serial interfaces that are compatible with SPI, MICROWIRE, and TI's synchronous serial interfaces. The SSIs support both SPI master and slave up to 4 MHz. The SSI modules support configurable phase and polarity.

The UARTs implement universal asynchronous receiver and transmitter functions. They support flexible baud-rate generation up to a maximum of 3 Mbps.

The I<sup>2</sup>S interface is used to handle digital audio and can also be used to interface pulse-density modulation microphones (PDM).

The I<sup>2</sup>C interface is also used to communicate with devices compatible with the I<sup>2</sup>C standard. The I<sup>2</sup>C interface can handle 100 kHz and 400 kHz operation, and can serve as both master and slave.

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high-drive capabilities, which are marked in **bold** in [Section 4](#). All digital peripherals can be connected to any digital pin on the device.

For more information, see the [CC13x2, CC26x2 SimpleLink™ Wireless MCU Technical Reference Manual](#).

## 6.9 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC1352P device. The battery and temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage go outside defined windows. These events can also be used to wake up the device from Standby mode through the Always-On (AON) event fabric.

## 6.10 $\mu$ DMA

The device includes a direct memory access ( $\mu$ DMA) controller. The  $\mu$ DMA controller provides a way to offload data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform a transfer between memory and peripherals. The  $\mu$ DMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the  $\mu$ DMA controller include the following (this is not an exhaustive list):

- Highly flexible and configurable channel operation of up to 32 channels
- Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral
- Data sizes of 8, 16, and 32 bits
- Ping-pong mode for continuous streaming of data

## 6.11 Debug

The on-chip debug support is done through a dedicated cJTAG (IEEE 1149.7) or JTAG (IEEE 1149.1) interface. The device boots by default into cJTAG mode and must be reconfigured to use 4-pin JTAG.

## 6.12 Power Management

To minimize power consumption, the CC1352P supports a number of power modes and power management features (see [表 6-2](#)).

**表 6-2. Power Modes**

MODE	SOFTWARE CONFIGURABLE POWER MODES				RESET PIN HELD
	ACTIVE	IDLE	STANDBY	SHUTDOWN	
CPU	Active	Off	Off	Off	Off
Flash	On	Available	Off	Off	Off
SRAM	On	On	Retention	Off	Off
Supply System	On	On	Duty Cycled	Off	Off
Register and CPU retention	Full	Full	Partial	No	No
SRAM retention	Full	Full	Full	No	No
48 MHz high-speed clock (SCLK_HF)	XOSC_HF or RCOSC_HF	XOSC_HF or RCOSC_HF	Off	Off	Off
2 MHz medium-speed clock (SCLK_MF)	RCOSC_MF	RCOSC_MF	Available	Off	Off
32 kHz low-speed clock (SCLK_LF)	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	Off	Off
Peripherals	Available	Available	Off	Off	Off
Sensor Controller	Available	Available	Available	Off	Off
Wake-up on RTC	Available	Available	Available	Off	Off
Wake-up on pin edge	Available	Available	Available	Available	Off
Wake-up on reset pin	On	On	On	On	On
Brownout detector (BOD)	On	On	Duty Cycled	Off	Off
Power-on reset (POR)	On	On	On	Off	Off
Watchdog timer (WDT)	Available	Available	Paused	Off	Off

In **Active** mode, the application system CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see [表 6-2](#)).

In **Idle** mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event brings the processor back into active mode.

In **Standby** mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or Sensor Controller event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In **Shutdown** mode, the device is entirely turned off (including the AON domain and Sensor Controller), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a *wake from shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.

The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Controller independently of the system CPU. This means that the system CPU does not have to wake up, for example to perform an ADC sampling or poll a digital sensor over SPI, thus saving both current and wake-up time that would otherwise be wasted. The [Sensor Controller Studio](#) tool enables the user to program the Sensor Controller, control its peripherals, and wake up the system CPU as needed. All Sensor Controller peripherals can also be controlled by the system CPU.

---

#### 注

The power, RF and clock management for the CC1352P device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the CC1352P software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete [SDK](#) with TI-RTOS (optional), device drivers, and examples are offered free of charge in source code.

---

### 6.13 Clock Systems

The CC1352P device has several internal system clocks.

The 48 MHz SCLK\_HF is used as the main system (MCU and peripherals) clock. This can be driven by the internal 48 MHz RC Oscillator (RCOSC\_HF) or an external 48 MHz crystal (XOSC\_HF). Radio operation requires an external 48 MHz crystal.

SCLK\_MF is an internal 2 MHz clock that is used by the Sensor Controller in low-power mode and also for internal power management circuitry. The SCLK\_MF clock is always driven by the internal 2 MHz RC Oscillator (RCOSC\_MF).

SCLK\_LF is the 32.768 kHz internal low-frequency system clock. It can be used by the Sensor Controller for ultra-low-power operation and is also used for the RTC and to synchronize the radio timer before or after Standby power mode. SCLK\_LF can be driven by the internal 32.8 kHz RC Oscillator (RCOSC\_LF), a 32.768 kHz watch-type crystal, or a clock input on any digital IO.

When using a crystal or the internal RC oscillator, the device can output the 32 kHz SCLK\_LF signal to other devices, thereby reducing the overall system cost.

### 6.14 Network Processor

Depending on the product configuration, the CC1352P device can function as a wireless network processor (WNP - a device running the wireless protocol stack with the application running on a separate host MCU), or as a system-on-chip (SoC) with the application and protocol stack running on the system CPU inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.



## 7 Application, Implementation, and Layout

### 注

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

For general design guidelines and hardware configuration guidelines, refer to [CC13xx/CC26xx Hardware Configuration and PCB Design Considerations Application Report](#).

For optimum RF performance, especially when using the high-power PA, it is important to accurately follow the reference design with respect to component values and layout. Failure to do so may lead to reduced RF performance due to balun mismatch. The amplitude- and phase balance through the balun must be <1 dB and <6 degrees, respectively.

PCB stack-up is also critical for proper operation. The CC1352P EVMs and characterization boards are using a finished thickness between the top layer (RF signals) and layer 2 (ground plane) of 175  $\mu\text{m}$ . It is very important to use the same substrate thickness, or slightly thicker, in an end product implementing the CC1352P device.

Integrated balun devices can be used both at sub-1 GHz frequencies and at 2.4 GHz. The following baluns are recommended for CC1352P high-power PA output:

- Johanson Technology 1720BL15B0200E
- Anaren BD0826J50200AH

### 7.1 Reference Designs

The following reference designs should be followed closely when implementing designs using the CC1352P device.

Special attention must be paid to RF component placement, decoupling capacitors and DCDC regulator components, as well as ground connections for all of these.

#### [CC1352PEM-XD7793-XD24-PA9093 Design Files](#)

The CC1352PEM-XD7793-XD24-PA9093 reference design provides schematic, layout and production files for the characterization board used for deriving the performance number found in this document. This board includes tuning for 915 MHz on the high-power PA output.

#### [CC1352PEM-XD7793-XD24-PA24 Design Files](#)

The CC1352PEM-XD7793-XD24-PA24 reference design provides schematic, layout and production files for the characterization board used for deriving the performance number found in this document. This board includes tuning for 2.4 GHz on the high-power PA output.

#### [LAUNCHXL-CC1352P1 Design Files](#)

Detailed schematics and layouts for the dual band CC1352P LaunchPad evaluation board featuring 868/915 MHz RF matching on the 20 dBm PA output and up to 5 dBm TX power at 2.4 GHz.

#### [LAUNCHXL-CC1352P-2 Design Files](#)

Detailed schematics and layouts for the dual band CC1352P LaunchPad evaluation board featuring 2.4 GHz RF matching on the 20 dBm PA output and up to 14 dBm TX power at 868/915 MHz.

### Sub-1 GHz and 2.4 GHz Antenna Kit for LaunchPad™ Development Kit and SensorTag

The antenna kit allows real-life testing to identify the optimal antenna for your application. The antenna kit includes 16 antennas for frequencies from 169 MHz to 2.4 GHz, including:

- PCB antennas
- Helical antennas
- Chip antennas
- Dual band antennas for 868 and 915 MHz combined with 2.4 GHz

The antenna kit includes a JSC cable to connect to the Wireless MCU LaunchPad Development Kits and SensorTags.

## 8 器件和文档支持

TI 提供大量的开发工具。下面列出了用于评估器件性能、生成代码和开发解决方案的工具和软件。

### 8.1 器件命名规则

为了标明产品开发周期的各个产品阶段，TI 为所有部件号和/或日期代码添加了前缀。每个器件都具有以下三个前缀/标识中的一个：**X**、**P** 或无（无前缀）（例如，**XCC1352P** 正处于预展阶段，因此分配前缀/标识 **X**）。

器件开发进化流程：

**X** 试验器件不一定代表最终器件的电气规范标准并且不可使用生产组装流程。

**P** 原型器件不一定是最终芯片模型并且不一定符合最终电气标准规范。

无 完全合格的芯片模型的生产版本。

生产器件已进行完全特性化，并且器件的质量和可靠性已经完全论证。TI 的标准保修证书适用。

预测显示原型器件（**X** 或者 **P**）的故障率大于标准生产器件。由于它们的预计的最终使用故障率仍未定义，德州仪器 (TI) 建议不要将这些器件用于任何生产系统。只有合格的产品器件将被使用。

TI 器件的命名规则还包括一个带有器件系列名称的后缀。这个后缀表示封装类型（例如 **RGZ**）。

有关采用 **RGZ** (7mm x 7mm) 封装类型的 **CC1352P** 器件的可订购部件，请参阅本文档的封装选项附录、节 1.3 中的“器件信息”和 TI 网站 ([www.ti.com.cn](http://www.ti.com.cn))，或联系您的 TI 销售代表。




图 8-1. 器件命名规则

## 8.2 工具和软件

CC1352P 器件受多种软件和硬件开发工具的支持。

开发套件

### CC1352P1 LaunchPad™ 开发套件

CC1352P1 LaunchPad™ 开发套件可支持 开发 需要低功耗运行的 863MHz 至 930MHz 和 2.4GHz 频带高性能无线应用。该套件 采用 集成了高功率放大器的 CC1352P 双频带、多协议 SimpleLink 无线 MCU。该套件可与 LaunchPad 生态系统一起使用，轻松实现更多功能，例如传感器、显示器等等。内置 EnergyTrace™ 软件是基于电能的代码分析工具，用于测量和显示应用的电能系统配置并帮助优化应用以实现超低功耗。

LaunchPad 的射频配置可在 863MHz 至 930MHz 下实现高达 +20dBm 的输出功率，在 2.4GHz 下实现 +5dBm 输出功率。

### CC1352P-2 LaunchPad™ 开发套件

CC1352P-2 LaunchPad™ 开发套件可支持 开发 需要低功耗运行的 863MHz 至 930MHz 和 2.4GHz 频带高性能无线应用。该套件 采用 集成了高功率放大器的 CC1352P 双频带、多协议 SimpleLink 无线 MCU。该套件可与 LaunchPad 生态系统一起使用，轻松实现更多功能，例如传感器、显示器等等。内置 EnergyTrace™ 软件是基于电能的代码分析工具，用于测量和显示应用的电能系统配置并帮助优化应用以实现超低功耗。

LaunchPad 的射频配置可在 863MHz 至 930MHz 下实现高达 +14dBm 的输出功率，在 2.4GHz 下实现 +20dBm 输出功率。

软件

### SimpleLink™ CC13X2-CC26X2 SDK

SimpleLink CC13X2-CC26X2 软件开发套件 (SDK) 提供了完整软件包，可用于在 CC13X2/CC26X2 系列器件上开发无线 应用。该 SDK 内含用于 CC1352P 器件的综合软件包，包括以下协议栈：

- 低功耗蓝牙 4 和 5
- Thread (基于 OpenThread)
- Zigbee 3.0
- TI 15.4-Stack - 面向低于 1GHz 和 2.4GHz 的基于 IEEE 802.15.4 的星形拓扑网络解决方案
- EasyLink - 大量的构建模块，用于构建专有的射频软件栈
- 多协议支持 - 使用动态多协议管理器 (DMM) 在多个堆栈之间同时运行

SimpleLink CC13X2-CC26X2 SDK 是 TI 的 SimpleLink MCU 平台的一部分，可提供单一开发环境，为客户开发有线和无线应用提供灵活的硬件、软件和 工具选项。有关 SimpleLink MCU 平台的详细信息，请访问 [www.ti.com.cn/simplelink](http://www.ti.com.cn/simplelink)。

## 开发工具

### Code Composer Studio™ 集成开发环境 (IDE)

Code Composer Studio 是一种集成开发环境 (IDE)，支持 TI 的微控制器和嵌入式处理器产品系列。Code Composer Studio 包含一整套用于开发和调试嵌入式应用的工具的工具。它包含了优化的 C/C++ 编译器、源代码编辑器、项目构建环境、调试器、描述器以及其他多种功能。直观的 IDE 提供了单个用户界面，有助于完成应用程序开发流程的每个步骤。熟悉的工具和界面使用户能够比以前更快地入手。Code Composer Studio 将 Eclipse® 软件框架的优点和 TI 先进的嵌入式调试功能相结合，为嵌入式开发人员提供了一种功能丰富的优异开发环境。

CCS 不仅支持所有 SimpleLink 无线 MCU，还支持 EnergyTrace™ 软件（应用电量使用评测）。SimpleLink SDK 中提供用于 TI-RTOS 的实时对象查看器插件。

Code Composer Studio 与 LaunchPad 开发套件上包括的 XDS 调试器一起使用时免费提供。

### Code Composer Studio™ Cloud IDE

Code Composer Studio (CCS) Cloud 是基于 Web 的 IDE，它使您能够创建、编辑和构建 CCS 及 Energia™ 项目。成功构建项目后，您可以在互联 LaunchPad 上下载并运行该项目。CCS Cloud 现在支持基本调试，包括设置断点和查看变量值等功能。

### 用于 Arm® 的 IAR Embedded Workbench®

IAR Embedded Workbench® 是使用汇编器 C 和 C++ 构建和调试嵌入式系统应用的一套开发工具。它提供完全集成的开发环境，包括项目管理器、编辑器和构建工具。IAR 支持所有 SimpleLink 无线 MCU。它支持许多调试器，包括 XDS110、IAR I-jet™ 和 Segger J-Link™。SimpleLink SDK 中提供用于 TI-RTOS 的实时对象查看器插件。SimpleLink SDK 中提供的大部分软件示例都对 IAR 提供现成的支持。

通过 [iar.com](http://iar.com) 可获取 30 天评估版本或 32KB 大小限制版本。

### SmartRF™ Studio

SmartRF™ Studio 是一个 Windows® 应用程序，可用于评估和配置德州仪器 (TI) 的 SimpleLink 无线 MCU。该应用将帮助射频系统的设计人员在设计过程的早期阶段轻松评估无线电。它对生成配置寄存器值、实际测试和调试射频系统尤为有用。SmartRF Studio 可作为单独的应用使用，也可与射频器件的适用评估板或调试探针一起使用。SmartRF Studio 的特性包括：

- 链路测试 - 在节点之间发送和接收数据包
- 天线和辐射测试 - 将无线电设置为连续波 TX 和 RX 状态
- 导出无线电配置代码，以便与 TI SimpleLink SDK 射频驱动器一起使用
- 用于外部开关信令和控制的自定义 GPIO 配置

### Sensor Controller Studio

Sensor Controller Studio 用于编写、测试和调试传感器控制器外设代码。该工具生成传感器控制器接口驱动程序，这是编译到系统 CPU 应用的一组 C 源文件。这些源文件还包含传感器控制器二进制映像，并允许系统 CPU 应用控制数据并与传感器控制器交换数据。Sensor Controller Studio 的特性包括：

- 即时可用的多个常见用例的示例
- 用于在类似 C 语言的编程语言中进行编程的具有内置编译器和汇编器的全工具链
- 使用集成的传感器控制器任务测试和调试功能来进行快速开发，包括传感器数据视觉化和算法验证。

## CCS UniFlash

CCS UniFlash 是一个独立的工具，可用于在 TI MCU 上对片上闪存进行编程。UniFlash 具有 GUI、命令行和脚本接口。CCS UniFlash 免费提供。

### 8.2.1 SimpleLink™ 微控制器平台

SimpleLink 微控制器平台在单一软件开发环境中提供种类繁多的有线和无线 Arm® MCU（片上系统）产品系列，为开发人员设定了新标准。为您的物联网应用提供灵活的硬件、软件和工具选项。只需投资购买一次 SimpleLink 软件开发套件，即可在您的整个产品系列中进行使用。访问 [ti.com.cn/simplelink](http://ti.com.cn/simplelink)，了解更多信息。

## 8.3 文档支持

如需接收关于数据表、勘误表、应用手册和类似文档的文档更新通知，请导航至位于 [ti.com.cn/product/cn/CC1352P](http://ti.com.cn/product/cn/CC1352P) 的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

下面列出了介绍 MCU、相关外设以及其他配套技术资料的最新文档。

### TI Resource Explorer

#### TI Resource Explorer

提供与您的器件和开发板有关的软件示例、库、可执行文件和文档。

#### 勘误表

##### CC1352P 器件勘误表

器件勘误表说明了针对这款器件的所有器件版本功能规格的已知例外情况，并说明了如何识别器件版本。

#### 应用报告

关于 CC1352P 器件的所有应用报告，请访问 [ti.com.cn/product/cn/CC1352P/technicaldocuments](http://ti.com.cn/product/cn/CC1352P/technicaldocuments) 查看器件产品文件夹。

#### 技术参考手册 (TRM)

##### CC13x2、CC26x2 SimpleLink™ 无线 MCU TRM

TRM 详细介绍了器件系列提供的所有模块和外设。

## 8.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** The TI engineer-to-engineer (E2E) community was created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**TI Embedded Processors Wiki** Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

## 8.5 商标

SmartRF, SimpleLink, LaunchPad, EnergyTrace, Code Composer Studio, E2E are trademarks of Texas Instruments.

Arm, Cortex, Arm Thumb are registered trademarks of Arm Limited (or its subsidiaries).

蓝牙 is a registered trademark of Bluetooth SIG Inc.

Eclipse is a registered trademark of Eclipse Foundation.

CoreMark is a registered trademark of Embedded Microprocessor Benchmark Consortium.

I-jet is a trademark of IAR Systems AB.

IAR Embedded Workbench is a registered trademark of IAR Systems AB.

Windows is a registered trademark of Microsoft Corporation.

J-Link is a trademark of SEGGER Microcontroller Systeme GmbH.

Wi-Fi is a registered trademark of Wi-Fi Alliance.

Wi-SUN is a registered trademark of Wi-SUN Alliance Inc.

Zigbee is a registered trademark of Zigbee Alliance Inc.

All other trademarks are the property of their respective owners.

## 8.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 8.7 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

## 9 机械、封装和可订购信息

### 9.1 封装信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2019 德州仪器半导体技术（上海）有限公司



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CC1352P1F3RGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC1352 P1F3	<a href="#">Samples</a>
CC1352P1F3RGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC1352 P1F3	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## GENERIC PACKAGE VIEW

**RGZ 48**

**VQFN - 1 mm max height**


7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.


4224671/A



4219044/B 08/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGZ0048A

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2020 德州仪器半导体技术（上海）有限公司